A Study of Short Channel Performance of Dual Material strained silicon Trigate (DM Strained-Si TG) SOI MOSFET

被引：0
|
作者：
Banerjee, Pritha [1 ]
Saha, Priyanka [1 ]
Dash, Dinesh Kumar [1 ]
Sarkar, Subir Kumar [1 ]
机构：
[1] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 700032, India
来源：
2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON) | 2018年
关键词：
Short channel effects; Trigate MOSFETs; Silicon-on-insulator (SOI) technology; Work function engineering; THRESHOLD VOLTAGE;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
The current research highlights the analytical modeling for dual material strained silicon Trigate (DM Strained-Si TG) SOI MOSFET with additional work function engineered bottom gate. The device short channel behavior is investigated and compared with single material SOI trigate MOSFET equivalent to establish its superiority in improving the overall performance of the device and suppressing the limitations associated with device scaling. Verification of analytical data have been done using ATLAS simulated data.
引用
收藏
页码：101 / 104
页数：4
相关论文
共 50 条
  • [1] DIBL in short-channel strained-Si n-MOSFET
    Mahato, S. S.
    Chakraborty, P.
    Maiti, T. K.
    Bera, M. K.
    Mahata, C.
    Sengupta, M.
    Chakraborty, A.
    Sarkar, S. K.
    Maiti, C. K.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 196 - +
  • [2] Advanced SOI MOSFET's with strained-Si/SiGe heterostructures
    Mizuno, T
    Sugiyama, N
    Kurobe, A
    Takagi, S
    IEICE TRANSACTIONS ON ELECTRONICS, 2001, E84C (10): : 1423 - 1430
  • [3] Simulation and analysis of fully depleted strained-Si SOI MOSFET
    Jing, Liu
    Yong, Gao
    Huang Yuan-Yuan
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 143 - 145
  • [4] Advanced SOI MOSFET's with strained-Si/SiGe heterostructures
    Mizuno, T.
    Sugiyama, N.
    Kurobe, A.
    Takagi, S.
    IEICE Transactions on Electronics, 2001, E84-C (10) : 1423 - 1430
  • [5] A new strained-Si channel power MOSFET for high performance applications
    Cho, YK
    Roh, TM
    Kim, J
    ETRI JOURNAL, 2006, 28 (02) : 253 - 256
  • [6] Two Strained-Si layers in Channel region of HOI MOSFET
    Khiangte, Lalthanpuii
    Dhar, Rudra Sankar
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 87 - 90
  • [7] The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface charges
    Subba Rao Suddapalli
    Bheema Rao Nistala
    Journal of Computational Electronics, 2021, 20 : 492 - 502
  • [8] The analog/RF performance of a strained-Si graded-channel dual-material double-gate MOSFET with interface charges
    Suddapalli, Subba Rao
    Nistala, Bheema Rao
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2021, 20 (01) : 492 - 502
  • [9] High performance power MOSFETs with strained-Si channel
    Cho, YK
    Kwon, SK
    Jung, HB
    Kim, JD
    PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2005, : 191 - 194
  • [10] Analog/RF Performance of Graded Channel Gate Stack Triple Material Double Gate Strained-Si MOSFET with Fixed Charges
    Suddapalli, Subba Rao
    Nistala, Bheema Rao
    SILICON, 2022, 14 (06) : 2741 - 2756
12345