Coverage Evaluation of Post-silicon Validation Tests with Virtual Prototypes

被引:0
|
作者
Cong, Kai [1 ]
Lei, Li [1 ]
Yang, Zhenkun [1 ]
Xie, Fei [1 ]
机构
[1] Portland State Univ, Dept Comp Sci, Portland, OR 97207 USA
来源
2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE) | 2014年
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
High-quality tests for post-silicon validation should be ready before a silicon device becomes available in order to save time spent on preparing, debugging and fixing tests after the device is available. Test coverage is an important metric for evaluating the quality and readiness of post-silicon tests. We propose an online-capture offline-replay approach to coverage evaluation of post-silicon validation tests with virtual prototypes for estimating silicon device test coverage. We first capture necessary data from a concrete execution of the virtual prototype within a virtual platform under a given test, and then compute the test coverage by efficiently replaying this execution offline on the virtual prototype itself. Our approach provides early feedback on quality of post-silicon validation tests before silicon is ready. To ensure fidelity of early coverage evaluation, our approach have been further extended to support coverage evaluation and conformance checking in the post-silicon stage. We have applied our approach to evaluate a suite of common tests on virtual prototypes of five network adapters. Our approach was able to reliably estimate that this suite achieves high functional coverage on all five silicon devices.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] A Distributed AXI-based Platform for Post-Silicon Validation
    Neishaburi, M. H.
    Zilic, Zeljko
    2011 IEEE 29TH VLSI TEST SYMPOSIUM (VTS), 2011, : 8 - 13
  • [42] Automation of Test Program Synthesis for Processor Post-silicon Validation
    Vasudevan Madampu Suryasarman
    Santosh Biswas
    Aryabartta Sahu
    Journal of Electronic Testing, 2018, 34 : 83 - 103
  • [43] Trace-based post-silicon validation for vlsi circuits
    Liu, Xiao
    Xu, Qiang
    1600, Springer Verlag, Tiergartenstrasse 17, Heidelberg, D-69121, Germany (252): : 1 - 123
  • [44] Distributed Embedded Logic Analysis for Post-Silicon Validation of SOCs
    Ko, Ho Fai
    Kinsman, Adam B.
    Nicolici, Nicola
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 422 - 431
  • [45] Post-Silicon Validation of IEEE 1687 Reconfigurable Scan Networks
    Damljanovic, Aleksa
    Jutman, Artur
    Squillero, Giovanni
    Tsertov, Anton
    2019 IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2019,
  • [46] QED Post-Silicon Validation and Debug: Frequently Asked Questions
    Lin, David
    Mitra, Subhasish
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 478 - 482
  • [47] A debug scheme to improve the error identification in post-silicon validation
    Choi, Inhyuk
    Jung, Won
    Oh, Hyunggoy
    Kang, Sungho
    PLOS ONE, 2018, 13 (09):
  • [48] Trace Signal Selection for Visibility Enhancement in Post-Silicon Validation
    Liu, Xiao
    Xu, Qiang
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1338 - 1343
  • [49] Post-silicon Validation Procedure for a PWL ASIC Microprocessor Architecture
    Lifschitz, O.
    Rodriguez, J. A.
    Julian, P.
    Agamennoni, O.
    IEEE LATIN AMERICA TRANSACTIONS, 2011, 9 (04) : 492 - 497
  • [50] Post-Silicon Code Coverage for Multiprocessor System-on-Chip Designs
    Balston, Kyle
    Karimibiuki, Mehdi
    Hu, Alan J.
    Ivanov, Andre
    Wilton, Steven J. E.
    IEEE TRANSACTIONS ON COMPUTERS, 2013, 62 (02) : 242 - 246