Temperature-aware task mapping for energy optimization with dynamic voltage scaling

被引：0
|
作者：
Bao, M. [1 ]
Andrei, A. [1 ]
Eles, P. [1 ]
Peng, Z. [1 ]
机构：
[1] Linkoping Univ, Embedded Syst Lab, Dept Comp & Informat Sci, SE-58183 Linkoping, Sweden
来源：
2008 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, PROCEEDINGS | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Temperature has become an important issue in nowadays MPSoCs design due to the ever increasing power densities and huge energy consumption. This paper proposes a temperature-aware task mapping technique for energy optimization in systems with dynamic voltage selection capability. It evaluates the efficiency of this technique, based on the analysis of the factors that can influence the potential gains that can be expected from such a technique, compared to a task mapping approach that ignores temperature.
引用
收藏
页码：44 / 49
页数：6
相关论文
共 50 条
  • [21] Static and dynamic temperature-aware scheduling for multiprocessor SoCs
    Coskun, Ayse Kivilcim
    Rosing, Tajana Simunic
    Whisnant, Keith A.
    Gross, Kenny C.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (09) : 1127 - 1140
  • [22] Task Activity Vectors: A New Metric for Temperature-Aware Scheduling
    Merkel, Andreas
    Bellosa, Frank
    EUROSYS'08: PROCEEDINGS OF THE EUROSYS 2008 CONFERENCE, 2008, : 1 - 12
  • [23] Online Dynamic Voltage Scaling using task graph mapping analysis for multiprocessors
    Choudhury, Pravanjan
    Chakrabarti, P. P.
    Kumar, Rajeev
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 89 - +
  • [24] A Temperature-aware Synthesis Approach for Simultaneous Delay and Leakage Optimization
    Conos, Nathaniel A.
    Potkonjak, Miodrag
    2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 316 - 321
  • [25] Stabilizing CPU Frequency and Voltage for Temperature-Aware DVFS in Mobile Devices
    Kim, Jae Min
    Kim, Young Geun
    Chung, Sung Woo
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (01) : 286 - 292
  • [26] Temperature-aware voltage islands architecting in system-on-chip design
    Hung, WL
    Link, GM
    Xie, Y
    Vijaykrishnan, N
    Dhanwada, N
    Conner, J
    2005 IEEE International Conference on Computer Design: VLSI in Computers & Processors, Proceedings, 2005, : 689 - 694
  • [27] Temperature-aware configurable cache to reduce energy in embedded systems
    Noori, Hamid
    Goudarzi, Maziar
    Inoue, Koji
    Murakami, Kazuaki
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (04) : 418 - 431
  • [28] Voltage and Temperature-Aware SSTA Using Neural Network Delay Model
    Das, Bishnu Prasad
    Amrutur, Bharadwaj
    Jamadagni, H. S.
    Arvind, N. V.
    Visvanathan, V.
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2011, 24 (04) : 533 - 544
  • [29] Temperature-Aware Memory Mapping and Active Cooling of Neural Processing Units
    Moghaddas, Vahidreza
    Kattan, Hammam
    Buecher, Tim
    Yayla, Mikail
    Chen, Jian-Jia
    Amrouch, Hussam
    2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
  • [30] A novel ant colony optimization based temperature-aware floorplanning algorithm
    Luo, Rong
    Sun, Peng
    ICNC 2007: THIRD INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 4, PROCEEDINGS, 2007, : 751 - +
12345