Runtime Power Estimator Calibration for High-Performance Microprocessors

被引:0
|
作者
Wang, Hai [1 ]
Tan, Sheldon X. -D. [1 ]
Liu, Xue-Xin [1 ]
Gupta, Ashish [2 ]
机构
[1] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA
[2] Intel Corp, Chandler, AZ 85226 USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Accurate runtime power estimation is important for on-line therma/power regulation on today's high performance processors. In this paper, we introduce a power calibration approach with the assistance of on-chip physical thermal sensors. It is based on a new error compensation method which corrects the errors of power estimations using the feedback from physical thermal sensors. To deal with the problem of limited number of physical thermal sensors, we propose a statistical power correlation extraction method to estimate powers for places without thermal sensors. Experimental results on standard SPEC benchmarks show the new method successfully calibrates the power estimator with very low overhead introduced.
引用
收藏
页码:352 / 357
页数:6
相关论文
共 50 条
  • [31] Parallel Programming on a High-Performance Application-Runtime
    Goscinski, Wojtek James
    Abramson, David
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2008, 20 (18): : 2141 - 2177
  • [32] An Incremental Algorithm for High-Performance Runtime Model Consistency
    Wolfe, Christopher
    Graham, T. C. Nicholas
    Phillips, W. Greg
    MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS, PROCEEDINGS, 2009, 5795 : 357 - +
  • [33] A High-performance Velocity Estimator for Haptic Applications
    Ghaffari, Kamran T.
    Koevecses, Jozsef
    2013 WORLD HAPTICS CONFERENCE (WHC), 2013, : 127 - 132
  • [34] New Approaches for Power Binning of High Performance Microprocessors
    Omana, Martin
    Padovani, Marco
    Veliu, Kreshnik
    Metra, Cecilia
    Alt, Juergen
    Galivanche, Rajesh
    IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (07) : 1159 - 1171
  • [35] Bringing High-Performance Microprocessors up to Space Level Reliability
    Frasse-Sombet, Sebastien
    Brunel, Yoann
    Mariottini, Sacha
    2015 IEEE AEROSPACE CONFERENCE, 2015,
  • [36] Understanding branches and designing branch predictors for high-performance microprocessors
    Evers, M
    Yeh, TY
    PROCEEDINGS OF THE IEEE, 2001, 89 (11) : 1610 - 1620
  • [37] Architectural and compiler techniques for energy reduction in high-performance microprocessors
    Bellas, N
    Hajj, IN
    Polychronopoulos, CD
    Stamoulis, G
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (03) : 317 - 326
  • [38] BEYOND TRADITIONAL MICROPROCESSORS FOR GEOSCIENCE HIGH-PERFORMANCE COMPUTING APPLICATIONS
    Lindtjorn, Olav
    Clapp, Robert G.
    Pell, Oliver
    Mencer, Oskar
    Flynn, Michael J.
    Fu, Haohuan
    IEEE MICRO, 2011, 31 (02) : 41 - 49
  • [39] On the characterization of data cache vulnerability in high-performance embedded microprocessors
    Wang, Shuai
    Hu, Jie
    Ziavras, Sotirios G.
    2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 14 - +
  • [40] Injection-locked clocking: A low-power clock distribution scheme for high-performance microprocessors
    Zhang, Lin
    Carpenter, Aaron
    Ciftcioglu, Berkehan
    Garg, Alok
    Huang, Michael
    Wu, Hui
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (09) : 1251 - 1256