WS2 transistors on 300 mm wafers with BEOL compatibility

被引：0

作者：

Schram, T. ^{[1
]}

Smets, Q. ^{[1
]}

Groven, B. ^{[1
]}

Heyne, M. H. ^{[1
]}

Kunnen, E. ^{[1
]}

Thiam, A. ^{[1
]}

Devriendt, K. ^{[1
]}

Delabie, A. ^{[1
]}

Lin, D. ^{[1
]}

Lux, M. ^{[1
]}

Chiappe, D. ^{[1
]}

Asselberghs, I. ^{[1
]}

Brus, S. ^{[1
]}

Huyghebaert, C. ^{[1
]}

Sayan, S. ^{[1
]}

Juncker, A. ^{[2
]}

Caymax, M. ^{[1
]}

Radu, I. P. ^{[1
]}

机构：

[1] IMEC, D,Kapeldreef 75, B-3001 Leuven, Belgium

[2] COVENTOR, 3 Ave Quebec, F-91140 Villebon Sur Yvette, France

来源：

2017 47TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC) | 2017年

关键词：

WS2; TMD; 2D; transistor; BEOL; 300; mm; GRAPHENE; FILMS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

For the first time, WS2-based transistors have been successfully integrated in a 300 mm pilot line using production tools. The 2D material was deposited using either area selective chemical vapor deposition (CVD) or atomic layer deposition (ALD). No material transfer was required. The major integration challenges are the limited adhesion and the fragility of the few-monolayer 2D material. These issues are avoided by using a sacrificial Al2O3 capping layer and by encapsulating the edges of the 2D material during wet processing. The WS2 channel is contacted with Ti/TiN side contacts and an industry-standard back end of line (BEOL) flow. This novel low-temperature flow is promising for integration of back-gated 2D transistors in the BEOL.

引用

页码：212 / 215

页数：4

共 50 条

[21] Advances in Process Overlay on 300 mm wafers
Staecker, J
Arendt, S
Schumacher, K
Mos, E
van Haren, R
van der Schaar, M
Edart, R
Demmerle, W
Tolsma, H
METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVI, PTS 1 & 2, 2002, 4689 : 927 - 936
[22] Alliance targets 300-mm wafers
不详
MICRO, 1995, 13 (06): : 22 - 22
[23] Planar Fe:WS2/WS2/Fe:WS2 tunnel junction: Giant magnetoresistance and perfect spin filtering
Xu, Zhongliang
Li, Zhongyao
COMPUTATIONAL MATERIALS SCIENCE, 2024, 235
[24] Benchmarking monolayer MoS2 and WS2 field-effect transistors
Sebastian, Amritanand
Pendurthi, Rahul
Choudhury, Tanushree H.
Redwing, Joan M.
Das, Saptarshi
NATURE COMMUNICATIONS, 2021, 12 (01)
[25] Benchmarking monolayer MoS2 and WS2 field-effect transistors
Amritanand Sebastian
Rahul Pendurthi
Tanushree H. Choudhury
Joan M. Redwing
Saptarshi Das
Nature Communications, 12
[26] The origin of gate bias stress instability and hysteresis in monolayer WS2 transistors
Lan, Changyong
Kang, Xiaolin
Meng, You
Wei, Renjie
Bu, Xiuming
Yip, SenPo
Ho, Johnny C.
NANO RESEARCH, 2020, 13 (12) : 3278 - 3285
[27] Electron transport of WS2 transistors in a hexagonal boron nitride dielectric environment
Withers, Freddie
Bointon, Thomas Hardisty
Hudson, David Christopher
Craciun, Monica Felicia
Russo, Saverio
SCIENTIFIC REPORTS, 2014, 4
[28] Electrical Properties of Dual-Gate, Ultrashort Monolayer WS2 Transistors
Zhan, Li
Tang, Jiachen
Li, Shuaixing
Li, Shuo
Shi, Yi
Li, Songlin
IEEE ELECTRON DEVICE LETTERS, 2024, 45 (12) : 2411 - 2414
[29] Electron transport of WS2 transistors in a hexagonal boron nitride dielectric environment
Freddie Withers
Thomas Hardisty Bointon
David Christopher Hudson
Monica Felicia Craciun
Saverio Russo
Scientific Reports, 4
[30] The origin of gate bias stress instability and hysteresis in monolayer WS2 transistors
Changyong Lan
Xiaolin Kang
You Meng
Renjie Wei
Xiuming Bu
SenPo Yip
Johnny C. Ho
Nano Research, 2020, 13 : 3278 - 3285

← 1 2 3 4 5 →