Limiting native oxide regrowth for high-k gate dielectrics

被引:0
|
作者
Choi, K [1 ]
Harris, H [1 ]
Gangopadhyay, S [1 ]
Temkin, H [1 ]
机构
[1] Texas Tech Univ, Nano Tech Ctr, Lubbock, TX 79409 USA
关键词
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A cleaning process resulting in atomically smooth, hydrogen-terminated, silicon surface that would inhibit formation of native silicon oxide is needed for high-k gate dielectric deposition. Various cleaning methods thus need to be tested in terms of resistance to native oxide formation. Native oxide re-growth is studied as a function of exposure time to atmospheric ambient using ellipsometry. Hafnium dioxide film (ksimilar to23) is deposited on the as-cleaned substrates by electron beam evaporation and subsequently annealed in hydrogen. The difference in the effective oxide thickness re-grown on surfaces treated with the conventional RCA and modified Shiraki cleaning methods, after one-hour exposure, can be as large as 2Angstrom. This is significant in device applications demanding equivalent oxide thickness less than 20Angstrom. The degree of hydrogen passivation, surface micro-roughness and organic removal capability are considered to be the main factors that explain the differences between the cleaning methods. Data derived from capacitance-voltage analysis of test capacitors verified the trend observed in the native oxide thickness measurements. An increase of 10similar to15% in accumulation capacitance is observed in the samples treated by the new cleaning method.
引用
收藏
页码:85 / 90
页数:6
相关论文
共 50 条
  • [21] Interface control of high-k gate dielectrics on Ge
    Caymax, M.
    Houssa, M.
    Pourtois, G.
    Bellenger, F.
    Martens, K.
    Delabie, A.
    Van Elshocht, S.
    APPLIED SURFACE SCIENCE, 2008, 254 (19) : 6094 - 6099
  • [22] Band engineering in the high-k dielectrics gate stacks
    Wang, S. J.
    Dong, Y. F.
    Feng, Y. P.
    Huan, A. C. H.
    MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) : 2332 - 2335
  • [23] High-k dielectrics for use as ISFET gate oxides
    van der Wal, PD
    Briand, D
    Mondin, G
    Jenny, S
    Jeanneret, S
    Millon, C
    Roussel, H
    Dubourdieu, C
    de Rooij, NF
    PROCEEDINGS OF THE IEEE SENSORS 2004, VOLS 1-3, 2004, : 677 - 680
  • [24] Identifying the most promising high-k gate dielectrics
    Wallace, R.M.
    Wilk, G.D.
    2001, Cahners Publishing Co. Inc. (24)
  • [25] Soft breakdown phenomena in high-K gate dielectrics
    Satake, H
    PHYSICS AND TECHNOLOGY OF HIGH-K GATE DIELECTRICS II, 2004, 2003 (22): : 307 - 318
  • [26] Electrical characterization of high-k gate dielectrics on semiconductors
    Ma, T. P.
    APPLIED SURFACE SCIENCE, 2008, 255 (03) : 672 - 675
  • [27] Selective wet etching of high-k gate dielectrics
    Christenson, K
    Schwab, B
    Wagener, T
    Rosengren, B
    Riley, D
    Barnett, J
    ULTRA CLEAN PROCESSING OF SILICON SURFACES V, 2003, 92 : 129 - 132
  • [28] Modified CeO2 deposition process for high-k oxide gate dielectrics
    Lim, D. G.
    Kang, G. S.
    Yi, J. H.
    Yang, K. J.
    Lee, J. H.
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2007, 51 (03) : 1085 - 1088
  • [29] Study of high-k gate dielectrics by means of positron annihilation
    Uedono, A.
    Naito, T.
    Otsuka, T.
    Ito, K.
    Shiraishi, K.
    Yamabe, K.
    Miyazaki, S.
    Watanabe, H.
    Umezawa, N.
    Hamid, A.
    Chikyow, T.
    Ohdaira, T.
    Suzuki, R.
    Ishibashi, S.
    Inumiya, S.
    Kamiyama, S.
    Akasaka, Y.
    Nara, Y.
    Yamada, K.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 4, NO 10, 2007, 4 (10): : 3599 - +
  • [30] Simulation of nanofloating gate memory with high-k stacked dielectrics
    Govoreanu, B
    Blomme, P
    Van Houdt, J
    De Meyer, K
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 299 - 302