An LP/CBP reconfigurable analog baseband circuit for software-defined radio receivers in 65 nm CMOS

被引：2
|
作者：
Zhang, Xinwang [1 ]
Liu, Bingqiao [1 ]
Wang, Zhihua [1 ]
Chi, Baoyong [1 ]
机构：
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
来源：
MICROELECTRONICS JOURNAL | 2015年 / 46卷 / 01期
基金：
中国国家自然科学基金;
关键词：
Analog baseband; Software-defined radio; Op-Amp; Receiver; Class-AB; I/Q calibration; IMAGE REJECTION; FILTER; AMPLIFIER; DB;
D O I：
10.1016/j.mejo.2014.10.010
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low pass (LP) and complex band pass (CBP) reconfigurable analog baseband circuit for software-defined radio (SDR) receivers is presented. It achieves 1-15 MHz LP bandwidth, 2-8 MHz CBP bandwidth and 0-36 dB gain range with 1 dB step. Nulling-resistor Miller feed-forward (NRMFF) differential-mode compensation, passive left half-plane (LHP) zero common-mode compensation and Quasi-Floating Gate (QFG) technique are proposed to improve the high frequency performance and driving capability of the embedded fully differential operational amplifier (Op-Amp). The analog baseband circuit has been implemented in 65 nm CMOS. It achieves 15.2 dB m/27.1 dB m IB/OB-IIP3, -2 dB m IP1dB and 71 dB m IIP2 while consuming 3.6-9.1 mW from a 1.2 V power supply and 0.75 mm(2) chip area. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码：81 / 95
页数：15
相关论文
共 50 条
  • [41] Switched-current analog programmable filter for software-defined radio
    Saigusa, S. (shigusa@riec.tohoku.ac.jp), 1600, Japan Society of Applied Physics (42):
  • [42] A 100MHz-2GHz Wireless Receiver in 40-nm CMOS for Software-Defined Radio
    Peng, Y.
    Liu, Y.
    Yang, F.
    Zhang, X. L.
    Yu, X. P.
    Lu, Z. H.
    Lim, W. M.
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [43] A 130nm Low power Software-Defined radio receiver
    Bousseaud, Pierre
    Novakov, Emil
    Fournier, Jean-Michel
    2012 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC 2012), 2012, : 1022 - 1024
  • [44] Reconfigurable CMOS LNA for software defined radio using variable inductor
    Sugawara, Hirotaka
    Yoshihara, Yoshiaki
    Okada, Kenichi
    Masu, Kazuya
    35TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2005, : 1947 - 1950
  • [45] Reconfigurable CMOS LNA for software defined radio using variable inductor
    Sugawara, Hirotaka
    Yoshihara, Yoshiaki
    Okada, Kenichi
    Masu, Kazuya
    2005 EUROPEAN CONFERENCE ON WIRELESS TECHNOLOGIES (ECWT), CONFERENCE PROCEEDINGS, 2005, : 547 - 550
  • [46] A Reconfigurable MEMS-less CMOS Tuner for Software Defined Radio
    Rabieirad, Laleh
    Mohammadi, Saeed
    2008 IEEE MTT-S International Microwave Symposium Digest, Vols 1-4, 2008, : 1041 - 1044
  • [47] A Reconfigurable Analog Baseband Circuitry for LFMCW RADAR Receivers in 130-nm SiGe BiCMOS Process
    Han, Jingyu
    Jiang, Yu
    Guo, Guiliang
    Cheng, Xu
    ELECTRONICS, 2020, 9 (05)
  • [48] Overcoming the Challenges of Designing CMOS Software Defined Radio Receivers Front-Ends Embedding Analog Signal Conditioning
    Spiridon, Silvian
    Dan, Claudius
    Bodea, Mircea
    PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON OPTIMIZATION OF ELECTRICAL AND ELECTRONIC EQUIPMENT, VOLS 1-5, 2012, : 1207 - 1210
  • [49] A Lowpass/Bandpass Reconfigurable Continuous-time ΔΣ ADC for Software-defined Radio
    Xing, Xinpeng
    Cai, Gaozhan
    Gielen, Georges
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [50] A Linear-in-dB Analog Baseband Circuit for Low Power 60GHz Receiver in Standard 65nm CMOS
    Wang, Yanjie
    Hull, Chris
    Murata, Glenn
    Ravid, Shmuel
    2013 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2013, : 225 - 228
12345