Computer architecture and high performance computing

被引：1
|
作者：
Goldman, Alfredo [1 ]
Arantes, Luciana [2 ]
Moreno, Edward [3 ]
机构：
[1] Univ Sao Paulo, Comp Sci, Rua Matao 1010, BR-05508090 Sao Paulo, SP, Brazil
[2] UPMC, REGAL INRIA LIP6, 5 Pl Jussieu, F-75005 Paris, France
[3] Univ Fed Sergipe, Dept Comp & Informat Sci, BR-49100000 Sao Cristovao, Brazil
来源：
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE | 2017年 / 29卷 / 22期
关键词：
D O I：
10.1002/cpe.4348
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页数：4
相关论文
共 50 条
  • [31] A Vertical Power Delivery Architecture for High-Performance Computing
    Kong, Cai
    Huan, Weiwei
    Wang, Jian
    Li, Dali
    Sun, Hui
    Zhang, Xuehong
    Ye, Fenghua
    Lin, Kaizhi
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2025, 40 (05) : 6663 - 6674
  • [32] Use of Symmetric Multiprocessor Architecture to achieve High Performance computing
    Ilyas, Muhammad
    Javaid, Qaisar
    Shah, Munam Ali
    2016 22ND INTERNATIONAL CONFERENCE ON AUTOMATION AND COMPUTING (ICAC), 2016, : 42 - 47
  • [33] A high performance parallel computing architecture for robust image features
    Zhou, Renyan
    Liu, Leibo
    Wei, Shaojun
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2014, 101 (03) : 391 - 404
  • [34] A high performance architecture for computing the time-frequency spectrum
    Abdullah Al-Shoshan
    Mohammad AlOqeely
    Circuits, Systems and Signal Processing, 2000, 19 : 437 - 450
  • [35] Dynamic customer profiling architecture using high performance computing
    Li, QB
    Khosla, R
    Lai, C
    KNOWLEDGE-BASED INTELLIGENT INFORMATION AND ENGINEERING SYSTEMS, PT 3, PROCEEDINGS, 2004, 3215 : 657 - 664
  • [36] A high performance architecture for computing the time-frequency spectrum
    Al-Shoshan, A
    AlOqeely, M
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2000, 19 (05) : 437 - 450
  • [37] Hierarchical processors-and-memory architecture for high performance computing
    Miled, ZB
    Eigenmann, R
    Fortes, JAB
    Taylor, V
    FRONTIERS '96 - THE SIXTH SYMPOSIUM ON FRONTIERS OF MASSIVELY PARALLEL COMPUTING, PROCEEDINGS, 1996, : 355 - 362
  • [38] JENERGY: A Fault Tolerant Stateless Architecture for High Performance Computing
    Taifi, Moussa
    Shi, Justin Y.
    Celik, Yasin
    9TH IEEE INTERNATIONAL SYMPOSIUM ON SERVICE-ORIENTED SYSTEM ENGINEERING (SOSE 2015), 2015, : 187 - 194
  • [39] Architecture and compiler co-optimization for high performance computing
    Nakamura, H
    Kondo, M
    Ohneda, T
    Fujita, M
    Chiba, S
    Sato, M
    Boku, T
    INTERNATIONAL WORKSHOP ON INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, 2002, : 50 - 56
  • [40] High Performance Space VPX Payload Computing Architecture Study
    Alena, Richard
    Collier, Patrick
    Ahkter, Mohammad
    Wood, Barry
    Sinharoy, Soumik
    Shankar, Deepak
    2016 IEEE AEROSPACE CONFERENCE, 2016,
12345