Design of Ultra Low power Flip Flops in Sub-Threshold Region for Bio-medical Applications in 45nm, 32nm and 22nm Technologies

被引：0
|
作者：
Bhutada, Shrikant [1 ]
Asati, Abhijit [1 ]
Dubey, Anuj [1 ]
机构：
[1] BITS Pilani, EEE Grp, Pilani, Rajasthan, India
来源：
2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES | 2015年
关键词：
Sub-threshold; ECG; EEG; EMG; PDP; Low Power Operations; Flip-Flops;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
Designing of low power circuits is one of the most important research topic currently. Specially, for Medical Implant devices which run on non-rechargeable batteries power consumption becomes the most important issue as these batteries are very expensive. Majority of the human body signals are of low frequency which makes power consumption more important factor than the performance (speed). Hence, through designing the circuits in the subtheshold region one can actually save on the power by compromising with the maximum operating frequency. This paper presents flip flop architectures and their performance metrics in subtheshold region of operation.
引用
收藏
页数：5
相关论文
共 26 条
  • [21] Design of a High Speed, Low Power Synchronously Clocked NOR-based JK Flip-Flop using Modified GDI Technique in 45nm Technology
    Dhar, Krishnendu
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 600 - 606
  • [22] A 14.3pW Sub-Threshold 2T Gain-Cell eDRAM for Ultra-Low Power IoT Applications in 28nm FD-SOI
    Giterman, Robert
    Teman, Adam
    Fish, Alexander
    2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
  • [23] A 32nm SoC Platform Technology with 2nd Generation High-k/Metal Gate Transistors Optimized for Ultra Low Power, High Performance, and High Density Product Applications
    Jan, C. -H.
    Agostinelli, M.
    Buehler, M.
    Chen, Z. -P.
    Choi, S. -J.
    Curello, G.
    Deshpande, H.
    Gannavaram, S.
    Hafez, W.
    Jalan, U.
    Kang, M.
    Kolar, P.
    Komeyli, K.
    Landau, B.
    Lake, A.
    Lazo, N.
    Lee, S. -H.
    Leo, T.
    Lin, J.
    Lindert, N.
    Ma, S.
    McGill, L.
    Meining, C.
    Paliwal, A.
    Park, J.
    Phoa, K.
    Post, I.
    Pradhan, N.
    Prince, M.
    Rahman, A.
    Rizk, J.
    Rockford, L.
    Sacks, G.
    Schmitz, A.
    Tashiro, H.
    Tsai, C.
    Vandervoorn, P.
    Xu, J.
    Yang, L.
    Yeh, J. -Y.
    Yip, J.
    Zhang, K.
    Zhang, Y.
    Bai, P.
    2009 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, 2009, : 599 - 602
  • [24] 28nm Ultra-Low Power Near-/Sub- threshold First-In-First-Out (FIFO) Memory for Multi-Bio-Signal Sensing Platforms
    Hsu, Wei-Shen
    Huang, Po-Tsang
    Wu, Shang-Lin
    Chuang, Ching-Te
    Hwang, Wei
    Tu, Ming-Hsien
    Yin, Ming-Yu
    2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
  • [25] A 22nm SoC Platform Technology Featuring 3-D Tri-Gate and High-k/Metal Gate, Optimized for Ultra Low Power, High Performance and High Density SoC Applications
    Jan, C-H
    Bhattacharya, U.
    Brain, R.
    Choi, S-J
    Curello, G.
    Gupta, G.
    Hafez, W.
    Jang, M.
    Kang, M.
    Komeyli, K.
    Leo, T.
    Nidhi, N.
    Pan, L.
    Park, J.
    Phoa, K.
    Rahman, A.
    Staus, C.
    Tashiro, H.
    Tsai, C.
    Vandervoorn, P.
    Yang, L.
    Yeh, J-Y
    Bai, P.
    2012 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2012,
  • [26] A 1MHz 256kb Ultra Low Power Memory Macro for Biomedical Recording Applications in 22nm FD-SOI Using FECC to Enable Data Retention Down to 170mV Supply Voltage
    Vanhoof, Bob
    Dehaene, Wim
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 71 (01) : 299 - 305
123