Design of Ultra Low power Flip Flops in Sub-Threshold Region for Bio-medical Applications in 45nm, 32nm and 22nm Technologies

被引:0
|
作者
Bhutada, Shrikant [1 ]
Asati, Abhijit [1 ]
Dubey, Anuj [1 ]
机构
[1] BITS Pilani, EEE Grp, Pilani, Rajasthan, India
关键词
Sub-threshold; ECG; EEG; EMG; PDP; Low Power Operations; Flip-Flops;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Designing of low power circuits is one of the most important research topic currently. Specially, for Medical Implant devices which run on non-rechargeable batteries power consumption becomes the most important issue as these batteries are very expensive. Majority of the human body signals are of low frequency which makes power consumption more important factor than the performance (speed). Hence, through designing the circuits in the subtheshold region one can actually save on the power by compromising with the maximum operating frequency. This paper presents flip flop architectures and their performance metrics in subtheshold region of operation.
引用
收藏
页数:5
相关论文
共 26 条
  • [1] Novel low-power and stable SRAM cells for sub-threshold operation at 45nm
    Gupta, Anu
    Gupta, Priya
    Asati, Abhijit
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1399 - 1415
  • [2] Performance comparison of static CMOS and MCML gates in sub-threshold region of operation for 32nm CMOS technology
    Agarwal, Tarun Kumar
    Sawhney, Anurag
    Kureshi, A. K.
    Hasan, Mohd
    2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 284 - 287
  • [3] Design of a low-power 180 nm broadband CMOS transimpedance amplifier for bio-medical & IoT applications
    Niranjan V.
    Jhamb M.
    International Journal of Information Technology, 2023, 15 (5) : 2741 - 2745
  • [4] 65NM SUB-THRESHOLD 11T-SRAM FOR ULTRA LOW VOLTAGE APPLICATIONS
    Moradi, Farshad
    Wisland, Dag T.
    Aunet, Snorre
    Mahmoodi, Hamid
    Cao, Tuan Vu
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 113 - +
  • [5] An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process
    刘鸣
    陈虹
    李长猛
    王志华
    半导体学报, 2010, (06) : 144 - 147
  • [6] An ultra-low-power 1 kb sub-threshold SRAM in the 180 nm CMOS process
    Liu Ming
    Chen Hong
    Li Changmeng
    Wang Zhihua
    JOURNAL OF SEMICONDUCTORS, 2010, 31 (06)
  • [7] Ultra-low leakage SRAM design with sub-32 nm tunnel FETs for low standby power applications
    Makosiej, Adam
    Gupta, Navneet
    Vakul, Naga
    Vladimirescu, Andrei
    Cotofana, Sorin
    Mahapatra, Santanu
    Amara, Amara
    Anghel, Costin
    MICRO & NANO LETTERS, 2016, 11 (12): : 828 - 831
  • [8] Design of Ultra Low Power Novel 3-Bit Flash ADC in 45nm CMOS Technology
    Das, Moushumi
    Nath, Bipasha
    Sarkar, Durba
    Kar, Aditi
    Majumder, Alak
    2015 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES AND MANAGEMENT FOR COMPUTING, COMMUNICATION, CONTROLS, ENERGY AND MATERIALS (ICSTM), 2015, : 239 - 244
  • [9] Ultra-low-power and stable 10-nm FinFET 10T sub-threshold SRAM
    Abbasian, Erfan
    Birla, Shilpi
    Gholipour, Morteza
    MICROELECTRONICS JOURNAL, 2022, 123
  • [10] An Ultra-Low Power 65-nm Standard Cell Library for Near/Sub-Threshold Digital Circuits
    Chen, Yuting
    Nie, Yuxuan
    Jiao, Hailong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 30 (05) : 676 - 680