Vibration reliability in flip chip package

被引:0
|
作者
Yeh, MK [1 ]
Zhong, WX [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Power Mech Engn, Hsinchu, Taiwan
来源
关键词
flip chip package; vibration reliability; solder; fatigue life;
D O I
10.4028/www.scientific.net/KEM.297-300.899
中图分类号
TQ174 [陶瓷工业]; TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
The reliability of the flip chip package under vibration was investigated. The stress values of the package under forced vibration were calculated using ANSYS code. The vibration induced fatigue life of the flip chip package was found based on the stress-cycle curve of the solder bump. The vibration experiment was performed for the flip chip package to validate the numerical results. The relations between the external force and the acceleration of the package without added mass were established first; then they were applied in the analysis to evaluate the fatigue life of the flip chip package under harmonic vibration. The results show that a longer fatigue life or a better reliability of the flip chip package was obtained for thicker die in the package, for larger fillet angles and larger Young's modulus of the underfill, and for the package under higher external excitation frequencies.
引用
收藏
页码:899 / 904
页数:6
相关论文
共 50 条
  • [41] Development of thin flip-chip BGA for package on package
    Suzuki, Yasuhiro
    Kayashima, Yuuji
    Maeda, Takehik
    Matsuura, Yoshihiro
    Sekiguchi, Tomobisa
    Watanabe, Akio
    57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS, 2007, : 8 - +
  • [42] Advanced Flip Chip Package on Package Technology for Mobile Applications
    Hsieh, Ming-Che
    2016 17TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2016, : 486 - 491
  • [43] Package characterization and development of a flip chip QFN package: fcMLF
    McCann, DR
    Ha, SH
    52ND ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2002 PROCEEDINGS, 2002, : 365 - 371
  • [44] Flip-Chip Chip Scale Package (FCCSP) Process Characterization and Reliability of Coreless Thin Package with 7nm Si Technology
    De Mesa, Eduardo
    Wagner, Thomas
    Keser, Beth
    Proschwitz, Jan
    Waidhas, Bernd
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 266 - 270
  • [45] Eutectic solder flip chip technology for Chip Scale Package
    Takubo, C
    Hirano, N
    Doi, K
    Tazawa, H
    Hosomi, E
    Hiruta, Y
    NINETEENTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM - PROCEEDINGS, 1996 IEMT SYMPOSIUM, 1996, : 488 - 493
  • [46] Fluxonium qubits in a flip-chip package
    Somoroff, Aaron
    Truitt, Patrick
    Weis, Adam
    Bernhardt, Jacob
    Yohannes, Daniel
    Walter, Jason
    Kalashnikov, Konstantin
    Renzullo, Mario
    Mencia, Raymond A.
    Vavilov, Maxim G.
    Manucharyan, Vladimir E.
    Vernik, Igor V.
    Mukhanov, Oleg A.
    PHYSICAL REVIEW APPLIED, 2024, 21 (02)
  • [47] Flip chip in leaded molded package (FLMP)
    Joshi, R
    Manatad, R
    Tangpuz, C
    51ST ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2001, : 1009 - 1012
  • [48] Parametric analysis and optimization for Flip Chip package
    Li, QY
    Liang, JS
    Yang, DG
    COMPUTATIONAL METHODS IN ENGINEERING AND SCIENCE, PROCEEDINGS, 2003, : 303 - 310
  • [49] Dynamic reliability approach of chip scale package assembly under vibration environment
    Yang, Ping
    Tang, Xiusheng
    Liu, Yu
    Wang, Shuting
    Yang, Jianming
    MICROELECTRONICS INTERNATIONAL, 2014, 31 (02) : 71 - 77
  • [50] Flip Chip CBGA Package Design and Simulation
    Xie Wenjun
    Cao Yusheng
    Yao Quanbin
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 555 - +