Minimization Method of Finite State Machines for Low Power Design

被引：6

作者：

Klimowicz, Adam ^{[1
]}

Solov'ev, Valery ^{[1
]}

Grzes, Tomasz ^{[1
]}

机构：

[1] Bialystok Tech Univ, Fac Comp Sci, Bialystok, Poland

来源：

2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD) | 2015年

关键词：

finite state machines; minimization; logic synthesis; low power design; ASSIGNMENT;

D O I：

10.1109/DSD.2015.21

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

A new method for the minimization of finite state machines (FSMs) is proposed. In this method, such optimization criteria as the power consumption and possibility of merging other states are taken into account already at the stage of minimizing internal states. The method is based on sequential merging of two internal states. For this purpose, the set of all pairs of states that can be merged is found, and the pair that best satisfies the optimization criteria is chosen for merging. Algorithms for the estimation of optimization criteria values are described. Experimental results show, that the minimal number of states does not correspond to minimal dissipated power.

引用

页码：259 / 262

页数：4

共 50 条

[21] Complex minimization method for finite state machines implemented on programmable logic devices
Solov'ev, V. V.
JOURNAL OF COMPUTER AND SYSTEMS SCIENCES INTERNATIONAL, 2014, 53 (02) : 186 - 194
[22] Synthesis of finite state machines for low static and dynamic power
Chaudhury, Saurabh
Chattopadhyay, Santanu
Krishna, Teja S.
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 437 - +
[23] Design and analysis of a low power strategy in finite state machines implemented in configurable logic blocks
Singh, Vivek Kumar
Nag, Abhishek
Pradhan, Sambhu Nath
INTERNATIONAL JOURNAL OF EMBEDDED SYSTEMS, 2022, 15 (04) : 326 - 332
[24] Decomposition of finite state machines for area, delay minimization
Shelar, Rupesh S.
Desai, Madhav P.
Narayanan, H.
Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1999, : 620 - 625
[25] Low Power Synthesis of Finite State Machines - State Assignment Decomposition Algorithm
Kajstura, Krzysztof
Kania, Dariusz
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (03)
[26] Minimization of mealy finite state machines via internal state merging
V. V. Solov’ev
Journal of Communications Technology and Electronics, 2011, 56 : 207 - 213
[27] Minimization of mealy finite state machines via internal state merging
Solov'ev, V. V.
JOURNAL OF COMMUNICATIONS TECHNOLOGY AND ELECTRONICS, 2011, 56 (02) : 207 - 213
[28] On Using Speed as the Criteria of State Selection for Minimization of Finite State Machines
Klimowicz, Adam
COMPUTER INFORMATION SYSTEMS AND INDUSTRIAL MANAGEMENT, CISIM 2016, 2016, 9842 : 493 - 503
[29] Divide & conquer: A strategy for synthesis of low power finite state machines
Dasgupta, A
Ganguly, S
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 740 - 745
[30] Switching activity estimation of finite state machines for low power synthesis
Kerttu, M
Lindgren, P
Thornton, M
Drechsler, R
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 65 - 68

← 1 2 3 4 5 →