Polymorphic gates in design and test of digital circuits

被引:0
|
作者
Sekanina, Lukas [1 ]
Starecek, Lukas [1 ]
Kotasek, Zdenek [1 ]
Gajda, Zbysek [1 ]
机构
[1] Brno Univ Technol, Fac Informat Technol, Brno 61266, Czech Republic
关键词
polymorphic circuit; evolutionary design; test vector generation;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Polymorphic gates are unconventional logic components which can switch their logic functions according to changing environment. The first pan of this study presents an evolutionary approach to the design of polymorphic modules which exhibit different logic functions in different environments. The most complicated circuit that we evolved contains more than 100 gates. The second part of this study shows how to reduce the number of test vectors of a digital circuit by replacing some of its gates by polymorphic gates. In the first polymorphic mode, the circuit implements the original function. When switched to the second polymorphic mode, it can be tested using fewer test vectors than in the first polymorphic mode; however, the same fault coverage is obtained. The number of test vectors was reduced on 50-91% of its original volume for six benchmark circuits. The paper also discusses various obstacles which one has to deal with during a practical utilization of polymorphic gates.
引用
收藏
页码:125 / 142
页数:18
相关论文
共 50 条
  • [1] Designing polymorphic circuits with polymorphic gates: a general design approach
    Luo, W.
    Zhang, Z.
    Wang, X.
    IET CIRCUITS DEVICES & SYSTEMS, 2007, 1 (06) : 470 - 476
  • [2] Synthesis Methodology of Polymorphic Circuits Using Polymorphic NAND/NOR Gates
    Crha, Adam
    Ruzicka, Richard
    Simek, Vaclav
    2015 17TH UKSIM-AMSS INTERNATIONAL CONFERENCE ON COMPUTER MODELLING AND SIMULATION (UKSIM), 2015, : 612 - 617
  • [3] Evolutionary design of gate-level polymorphic digital circuits
    Sekanina, L
    APPLICATIONS OF EVOLUTIONARY COMPUTING, PROCEEDINGS, 2005, 3449 : 185 - 194
  • [4] Current-mode digital gates and circuits: Concept, design and verification
    Maslennikow, O
    Pawlowski, P
    Soltan, P
    Berezowski, R
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 623 - 626
  • [5] Computational analysis and comparison of reversible gates for design and test of logic circuits
    Gaur, H. M.
    Singh, A. K.
    Mohan, A.
    Pradhan, D. K.
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2019, 106 (11) : 1679 - 1693
  • [6] A Design of Boundary Scan Test Controller for Digital Circuits
    Xu Lei
    Chen Shengjian
    Wang Yu
    Wang Jinyang
    ISTM/2009: 8TH INTERNATIONAL SYMPOSIUM ON TEST AND MEASUREMENT, VOLS 1-6, 2009, : 356 - 360
  • [7] NMOS REALIZATION OF DIGITAL CIRCUITS WITH DIGITAL SUMMATION THRESHOLD GATES
    RAZAVI, HM
    COMPUTERS & ELECTRICAL ENGINEERING, 1993, 19 (03) : 245 - 250
  • [8] A Self-Testing Method for Combinational Circuits Using Polymorphic Gates
    Ardakani, Hassan Hatefi
    Mashayekhi, Morteza
    2009 1ST ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2009, : 178 - 182
  • [9] The design and test of peripheral circuits of image sensor for a digital camera
    Ho, JM
    Man, CM
    2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3, 2004, : 1351 - 1356
  • [10] Reconfigurable Platform with Polymorphic Digital Gates and Partial Reconfiguration Feature
    Simek, Vaclav
    Ruzicka, Richard
    UKSIM-AMSS EIGHTH EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2014), 2014, : 501 - 506