Extreme Partial-Sum Quantization for Analog Computing-In-Memory Neural Network Accelerators

被引:3
|
作者
Kim, Yulhwa [1 ]
Kim, Hyungjun [1 ]
Kim, Jae-Joon [2 ]
机构
[1] Pohang Univ Sci & Technol, 77 Cheongam Ro, Pohang 37673, Gyeongsangbuk D, South Korea
[2] Seoul Natl Univ, 1 Gwanak Ro, Seoul 08826, South Korea
基金
新加坡国家研究基金会;
关键词
Computing-in-memory; processing-in-memory; neural networks; analog computing;
D O I
10.1145/3528104
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In Analog Computing-in-Memory (CIM) neural network accelerators, analog-to-digital converters (ADCs) are required to convert the analog partial sums generated from a CIM array to digital values. The overhead from ADCs substantially degrades the energy efficiency of CIM accelerators so that previous works attempted to lower the ADC resolution considering the distribution of the partial sums. Despite the efforts, the required ADC resolution still remains relatively high. In this article, we propose the data-driven partial sum quantization scheme, which exhaustively searches for the optimal quantization range with little computational burden. We also report that analyzing the characteristics of the partial sum distributions at each layer gives an additional information to further reduce the ADC resolution compared to previous works that mostly used the characteristics of the partial sum distributions of the entire network. Based on the finer-level data-driven approach combined with retraining, we present a methodology for extreme partial-sum quantization. Experimental results show that the proposed method can reduce the ADC resolution to 2 to 3 bits for CIFAR-10 dataset, which is the smaller ADC bit resolution than any previous CIM-based NN accelerators.
引用
收藏
页数:19
相关论文
共 50 条
  • [31] Flash memory based computing-in-memory system to solve partial differential equations
    Yang Feng
    Fei Wang
    Xuepeng Zhan
    Yuan Li
    Jiezhi Chen
    Science China Information Sciences, 2021, 64
  • [32] Software-Hardware Co-Optimization on Partial-Sum Problem for PIM-based Neural Network Accelerator
    Wu, Qizhe
    Tao, Linfeng
    Liang, Huawen
    Yuan, Wei
    Tian, Teng
    Xue, Shuang
    Jin, Xi
    2021 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2021,
  • [33] Evaluating an Analog Main Memory Architecture for All-Analog In-Memory Computing Accelerators
    Adam, Kazybek
    Monga, Dipesh
    Numan, Omar
    Singh, Gaurav
    Halonen, Kari
    Andraud, Martin
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 248 - 252
  • [34] Photonic Computing and Communication for Neural Network Accelerators
    Xia, Chengpeng
    Chen, Yawen
    Zhang, Haibo
    Zhang, Hao
    Wu, Jigang
    PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT 2021, 2022, 13148 : 121 - 128
  • [35] Designing and Modeling Analog Neural Network Training Accelerators
    Agarwal, Sapan
    Jacobs-Gedrim, Robin B.
    Bennett, Christopher
    Hsia, Alex
    Van Heukelom, Michael S.
    Hughart, David
    Fuller, Elliot
    Li, Yiyang
    Talin, A. Alec
    Marinella, Matthew J.
    2019 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATION (VLSI-TSA), 2019,
  • [36] Automated Quantization Range Mapping for DAC/ADC Non-linearity in Computing-In-Memory
    Huang, Chi-Tse
    Chuang, Yu-Chuan
    Lin, Ming-Guang
    Wu, An-Yeu
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2998 - 3002
  • [37] A Ternary Neural Network Computing-in-Memory Processor With 16T1C Bitcell Architecture
    Jeong, Hoichang
    Kim, Seungbin
    Park, Keonhee
    Jung, Jueun
    Lee, Kyuho Jason
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (05) : 1739 - 1743
  • [38] BenQ: Benchmarking Automated Quantization on Deep Neural Network Accelerators
    Wei, Zheng
    Zhang, Xingjun
    Li, Jingbo
    Ji, Zeyu
    Wei, Jia
    PROCEEDINGS OF THE 2022 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2022), 2022, : 1479 - 1484
  • [39] Memory Trojan Attack on Neural Network Accelerators
    Zhao, Yang
    Hu, Xing
    Li, Shuangchen
    Ye, Jing
    Deng, Lei
    Ji, Yu
    Xu, Jianyu
    Wu, Dong
    Xie, Yuan
    2019 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2019, : 1415 - 1420
  • [40] Hierarchical Non-Structured Pruning for Computing-In-Memory Accelerators with Reduced ADC Resolution Requirement
    Xue, Wenlu
    Bai, Jinyu
    Sun, Sifan
    Kang, Wang
    2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,