Extreme Partial-Sum Quantization for Analog Computing-In-Memory Neural Network Accelerators

被引:3
|
作者
Kim, Yulhwa [1 ]
Kim, Hyungjun [1 ]
Kim, Jae-Joon [2 ]
机构
[1] Pohang Univ Sci & Technol, 77 Cheongam Ro, Pohang 37673, Gyeongsangbuk D, South Korea
[2] Seoul Natl Univ, 1 Gwanak Ro, Seoul 08826, South Korea
基金
新加坡国家研究基金会;
关键词
Computing-in-memory; processing-in-memory; neural networks; analog computing;
D O I
10.1145/3528104
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In Analog Computing-in-Memory (CIM) neural network accelerators, analog-to-digital converters (ADCs) are required to convert the analog partial sums generated from a CIM array to digital values. The overhead from ADCs substantially degrades the energy efficiency of CIM accelerators so that previous works attempted to lower the ADC resolution considering the distribution of the partial sums. Despite the efforts, the required ADC resolution still remains relatively high. In this article, we propose the data-driven partial sum quantization scheme, which exhaustively searches for the optimal quantization range with little computational burden. We also report that analyzing the characteristics of the partial sum distributions at each layer gives an additional information to further reduce the ADC resolution compared to previous works that mostly used the characteristics of the partial sum distributions of the entire network. Based on the finer-level data-driven approach combined with retraining, we present a methodology for extreme partial-sum quantization. Experimental results show that the proposed method can reduce the ADC resolution to 2 to 3 bits for CIFAR-10 dataset, which is the smaller ADC bit resolution than any previous CIM-based NN accelerators.
引用
收藏
页数:19
相关论文
共 50 条
  • [1] Partial-sum Quantization for near ADC-Less Compute-In-Memory Accelerators
    Saxena, Utkarsh
    Roy, Kaushik
    2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
  • [2] Partial Sum Quantization for Computing-In-Memory-Based Neural Network Accelerator
    Bai, Jinyu
    Xue, Wenlu
    Fan, Yunqian
    Sun, Sifan
    Kang, Wang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2023, 70 (08) : 3049 - 3053
  • [3] Exploring Bit-Level Sparsity for Partial Sum Quantization in Computing-In-Memory Accelerator
    Bai, Jinyu
    Sun, Sifan
    Kang, Wang
    2023 IEEE 12TH NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM, NVMSA, 2023, : 32 - 37
  • [4] A 5T-SRAM Based Computing-In-Memory Macro Featuring Partial Sum Boosting and Analog Non-Uniform Quantization
    Xin, Guoqiang
    Tan, Fei
    Li, Junde
    Chen, Junren
    Yu, Wei-Han
    Un, Ka-Fai
    Martins, Rui P.
    Mak, Pui-In
    2024 IEEE 67TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, MWSCAS 2024, 2024, : 882 - 887
  • [5] SWIM: SelectiveWrite-Verify for Computing-in-Memory Neural Accelerators
    Yan, Zheyu
    Hu, Xiaobo Sharon
    Shi, Yiyu
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 277 - 282
  • [6] Partial Sum Quantization for Reducing ADC Size in ReRAM-Based Neural Network Accelerators
    Azamat, Azat
    Asim, Faaiz
    Kim, Jintae
    Lee, Jongeun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 4897 - 4908
  • [7] Improving the accuracy of neural networks in analog computing-in-memory systems by analog weight
    Dai, Lingjun
    Zhang, Qingtian
    Wu, Huaqiang
    2022 26TH INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION (ICPR), 2022, : 2971 - 2978
  • [8] Computing-In-Memory Neural Network Accelerators for Safety-Critical Systems: Can Small Device Variations Be Disastrous?
    Yan, Zheyu
    Hu, Xiaobo Sharon
    Shi, Yiyu
    2022 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2022,
  • [9] Cryogenic Operation of Computing-In-Memory based Spiking Neural Network
    Shamieh, Laith A.
    Wang, Wei-Chun
    Zhang, Shida
    Saligram, Rakshith
    Gaidhane, Amol D.
    Cao, Yu
    Raychowdhury, Arijit
    Datta, Suman
    Mukhopadhyay, Saibal
    PROCEEDINGS OF THE 29TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED 2024, 2024,
  • [10] Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators
    Jiang, Weiwen
    Lou, Qiuwen
    Yan, Zheyu
    Yang, Lei
    Hu, Jingtong
    Hu, Xiaobo Sharon
    Shi, Yiyu
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (04) : 595 - 605