Design for integration of RF power transistors in 0.13 μm advanced CMOS technology

被引：5

作者：

Huang, Sheng-Yi ^{[1
]}

Chen, Kun-Ming ^{[2
]}

Huang, Guo-Wei ^{[2
]}

Chang, Chun-Yen ^{[1
]}

Hung, Cheng-Chou

Liang, Victor

Chen, Bo-Yuan ^{[2
]}

机构：

[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan

[2] Natl Nano Device Labs, Hsinchu, Taiwan

来源：

2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6 | 2007年

关键词：

CMOS; linearity; power transistor; power amplifier; RF SoC;

D O I：

10.1109/MWSYM.2007.380417

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An RF power MOSFET was proposed and manufactured in a standard 0.13 mu m CMOS technology. Without adding additional masks, cost and process, the breakdown voltage can be improved by using the N-well and shallow-trench-isolation processes to form a drift n(-) region. The breakdown voltage was 4.3V at gate bias of 1.2V. The cutoff frequency and maximum oscillation frequency were 68GHz and 87GHz, respectively. In addition, the power gain, output power and power-added efficiency were 16.8dB, 15.9dBm and 43.5%, respectively, at 2.4GHz. Good RF linearity also addressed OIP3 of 28.6dBm. The presented RF power transistor is cost effectively and can be applied into the power amplifier integration for RF SoC.

引用

页码：323 / +

页数：2

共 50 条

[21] Intermodulation linearity characteristics of CMOS transistors in a 0.13 μm process
Niu, GF
Pan, J
Wei, XY
Taylor, SS
Sheridan, D
2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 65 - 68
[22] Novel pseudo-drain (PD) RF power cell in 0.13 um CMOS technology
Huang, Sheng-Yi
Hung, Cheng-Chou
Liang, Victor
Liao, Wen-Shiang
Li, Tzung-Lin
Li, Jeng-Hung
Tzeng, Chih-Yuh
Huang, Guo-Wei
Chen, Kun-Ming
2008 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, VOLS 1 AND 2, 2008, : 231 - +
[23] RF power transistor design in standard digital CMOS technology
Tomáska, M
Krnác, M
Vázny, R
ASDAM '02, CONFERENCE PROCEEDINGS, 2002, : 243 - 246
[24] Stabilized Linear Operation of CMOS Power Transistors for Si-RF Transceiver Integration
Abe, Kazuhide
Sasaki, Tadahiro
Itaya, Kazuhiko
2009 TOPICAL MEETING ON SILICON MONOLITHIC INTEGRATED CIRCUTS IN RF SYSTEMS, DIGEST OF PAPERS, 2009, : 41 - 44
[25] A low power CMOS Biopotentiostat in a Low-Voltage 0.13 μm Digital Technology
Colomer, J.
Miribel-Catala, P.
Saiz-Vela, A.
Rodriguez, Ivon
Samitier, J.
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 172 - 175
[26] Low Power Delay Locked-Loop Using 0.13 μm CMOS Technology
Badal, Torikul Islam
Maroofee, Pouya
Bhuiyan, Mohammad Arif Sobhan
Rahman, Labonnah F.
Rear, Mamun Bin Ibne
Mukit, Mohammad Abdul
2016 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL, ELECTRONIC AND SYSTEMS ENGINEERING (ICAEES), 2016, : 176 - 179
[27] Low Cost, Highly Flexible Complementary Bipolar Transistors Compatible with 0.18 or 0.13 μm CMOS Technology
Preisler, E. J.
Lao, L.
Zheng, J.
Hurwitz, P.
Racanelli, M.
PROCEEDINGS OF THE 2008 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2008, : 101 - 104
[28] A 0.13-mu m Zero-IF CMOS RF Receiver for LTE-Advanced Systems
Seo, Youngho
Lai, Thanhson
Kim, Changwan
JOURNAL OF ELECTROMAGNETIC ENGINEERING AND SCIENCE, 2014, 14 (02) : 61 - 67
[29] Hot-carrier reliability of 20V MOS transistors in 0.13 μm CMOS technology
Rey-Tauriac, Y
Badoc, J
Reynard, B
Bianchi, RA
Lachenal, D
Bravaix, A
MICROELECTRONICS RELIABILITY, 2005, 45 (9-11) : 1349 - 1354
[30] A modular 0.13 μm bulk CMOS technology for high performance and low power applications
Han, LK
Biesemans, S
Heidenreich, J
Houlihan, K
Lin, C
McGahay, V
Schiml, T
Schmidt, A
Schroeder, UP
Stetter, M
Wann, C
Warner, D
Mahnkopf, R
Chen, B
2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 12 - 13

← 1 2 3 4 5 →