Achieving programming model abstractions for reconfigurable computing

被引:35
|
作者
Andrews, David [1 ]
Sass, Ron [2 ]
Anderson, Erik [3 ]
Agron, Jason [4 ]
Peck, Wesley [4 ]
Stevens, Jim [4 ]
Baijot, Fabrice [4 ]
Komp, Ed [4 ]
机构
[1] Univ Kansas, Dept Elect Engn & Comp Sci, Lawrence, KS 66045 USA
[2] Univ N Carolina, Dept Elect & Comp Engn, Charlotte, NC 28223 USA
[3] Univ So Calif, Inst Informat Sci, Los Angeles, CA USA
[4] Univ Kansas, Informat & Telecommun Technol Ctr, Lawrence, KS 66045 USA
基金
美国国家科学基金会;
关键词
field-programmable gate arrays (FPGAs); operating systems; programming models; reconfigurable computing;
D O I
10.1109/TVLSI.2007.912106
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper introduces hthreads, a unifying programming model for specifying application threads running within a hybrid computer processing unit (CPU)/field-programmable gate-array (FPGA) system. Presently accepted hybrid CPU/FPGA computational models-and access to these computational models via high level languages-focus on programming language extensions to increase accessibility and portability. However, this paper argues that new high-level programming models built on common software abstractions better address these goals. The hthreads system, in general, is unique within the reconfigurable computing community as it includes operating system and middleware layer abstractions that extend across the CPU/FPGA boundary. This enables all platform components to be abstracted into a unified multiprocessor architecture platform. Application programmers can then express their computations using threads specified from a single POSIX threads (pthreads) multithreaded application program and can then compile the threads to either run on the CPU or synthesize them to run within an FPGA. To enable this seamless framework, we have created the hardware thread interface (HWTI) component to provide an abstract, platform-independent compilation target for hardware-resident computations. The HWTI enables the use of standard thread communication and synchronization operations across the software/hardware boundary. Key operating system primitives have been mapped into hardware to provide threads running in both hardware and software uniform access to a set of sub-microsecond, minimal-jitter services. Migrating the operating system into hardware removes the potential bottleneck of routing all system service requests through a central CPU.
引用
收藏
页码:34 / 44
页数:11
相关论文
共 50 条
  • [41] Data and Process Abstractions for Cloud Computing
    Baranowski, Mikolaj
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2015), 2015, : 646 - 649
  • [42] Reconfigurable computing
    Bhatia, D
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 356 - 359
  • [43] A Simple Reconfigurable Object Model for a Ubiquitous Computing Environment
    Oda, Kentaro
    Izumi, Shinobu
    Yasutake, Yoshihiro
    Yoshida, Takaichi
    INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2007, 7 (05): : 8 - 16
  • [44] Reconfigurable computing
    Gook, R
    PARALLEL PROGRAMMING AND JAVA, 1997, 50 : 87 - 87
  • [45] A reliability model for hardware-reconfigurable computing systems
    Spenke, H
    MODELLING AND SIMULATION 2002, 2002, : 555 - 557
  • [46] A generalized execution model for programming on reconfigurable Architectures and an architecture supporting the model
    Tanigawa, K
    Hironaka, T
    Kojima, A
    Yoshida, N
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 434 - 443
  • [47] ULM*: A core programming model for global computing
    Boudol, G
    PROGRAMMING LANGUAGES AND SYSTEMS, 2004, 2986 : 234 - 248
  • [48] Trends in reconfigurable logic and reconfigurable computing
    Hartenstein, R
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 801 - 808
  • [49] Programming transparency and portable hardware interfacing: Towards general-purpose reconfigurable computing
    Vuletic, M
    Pozzi, L
    Ienne, P
    15TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 2004, : 339 - 351
  • [50] HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Reconfigurable Computing
    Lai, Yi-Hsiang
    Chi, Yuze
    Hu, Yuwei
    Wang, Jie
    Yu, Cody Hao
    Zhou, Yuan
    Cong, Jason
    Zhang, Zhiru
    PROCEEDINGS OF THE 2019 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'19), 2019, : 242 - 251