A DC-50 GHz SPDT Switch with Maximum Insertion Loss of 1.9 dB in a Commercial 0.13-μm SOI Technology

被引：0

作者：

Yu, Bo ^{[1
]}

Ma, Kaixue ^{[2
]}

Meng, Fanyi ^{[1
]}

Yang, Wanlan ^{[1
]}

Yeo, Kiat Seng ^{[3
]}

Zhang, Shaoqiang ^{[4
]}

Purakh, Raj Verma ^{[4
]}

机构：

[1] Nanyang Technol Univ, Sch EEE, Singapore, Singapore

[2] UESTC, Sch Phys Elect, Chengdu, Peoples R China

[3] Singapore Univ Technol & Design, Singapore, Singapore

[4] GLOBALFOUNDRIES, Technol Dev, Singapore, Singapore

来源：

2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC) | 2015年

关键词：

SPDT; switch; ultra wideband; NMOS transistor; channel length; gate bias effect; SOI process;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

In this paper, a low insertion loss, high isolation, ultra wideband (DC to 50 GHz) single-pole double-throw (SPDT) switch using 0.13 mu m SOI technology is presented. The switch is designed by using a series-shunt configuration with input and output matching networks. The channel length and gate bias impacts on switch performance are studied. It is found that the transistor channel length has dominant effects on both the insertion loss and isolation. The measured insertion loss of the SPDT with 0.13 mu m channel length transistor is less than 1.9 dB up to 50 GHz, while the isolation is better than 27 dB. Measured P1dB for SPDT switch is larger than 12 dBm. The active chip area of designed SPDT switch is only 0.21 x 0.19 mm(2).

引用

页码：197 / 198

页数：2

共 36 条

[1] A DC-50 GHz, Low Insertion Loss and High P1dB SPDT Switch IC in 40-nm SOI CMOS
Chen, Cuilin
Xu, Xiao
Yoshimasu, Toshihiko
2017 IEEE ASIA PACIFIC MICROWAVE CONFERENCE (APMC), 2017, : 5 - 8
[2] DC-50 GHz RF-MEMS SPDT SWITCH FOR HIGH-RELIABILITY APPLICATIONS
Matabosch, Nuria Torres
Coccetti, Fabio
Reig, Bruno
Deborgies, Francois
Diepppedale, Christel
Sibuet, Henri
Cazaux, Jean Louis
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2013, 55 (02) : 333 - 335
[3] DC-50 GHz Low Loss Switch Matrix Design in High Resistivity Trap-Rich SOI
Yu, Bo
Ma, Kaixue
Meng, Fanyi
Kumar, Thangarasu Bharatha
Yeo, Kiat Seng
2016 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2016,
[4] Low-Loss 0.13-μm CMOS 50-70 GHz SPDT and SP4T Switches
Atesal, Yusuf A.
Cetinoneri, Berke
Rebeiz, Gabriel M.
RFIC: 2009 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM, 2009, : 35 - 38
[5] 28 GHz 1.8 dB Insertion Loss SPDT Switch with 24 dB Isolation in 65 nm CMOS
Jang, Seunghyun
Kong, Sunwoo
Lee, Hui-Dong
Park, Jeehoon
Kim, Kwang-Seon
Lee, Kwang-Chun
2018 48TH EUROPEAN MICROWAVE CONFERENCE (EUMC), 2018, : 835 - 838
[6] 150-GHz SPDT Switch with Rat-Race Coupler Topology in 0.13-μm SiGe BiCMOS
Cheng, Peng Wei
He, Jin
Luo, Jiang
Wang, Hao
Chang, Sheng
Huang, Qijun
Hou, Debin
Xiong, Yong-Zhong
Zhang, Yue Ping
2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3, 2015,
[7] A compact low loss high isolation DC-45GHz SPST switch in 0.13-μm CMOS process
Deng, Chun
Yang, Hong-Qiang
Gong, Min
MICROELECTRONICS JOURNAL, 2018, 80 : 1 - 6
[8] A 35-50 GHz IQ-demodulator in 0.13-μm CMOS technology
Lin, Chin-Shen
Chang, Hong-Yeh
Wu, Pei-Si
Lin, Kun-You
Wang, Huei
2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, : 1392 - +
[9] Design and implementation of a 2.8-dB insertion loss v-band bandpass filter in 0.13-μm cmos technology
Lin, Chih-Ying
Chang, Jin-Fa
Lin, Yo-Sheng
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2012, 54 (08) : 2001 - 2006
[10] An 18-to-39 GHz SPDT Switch with AC-floating Technology Achieving < 2.0-dB Insertion Loss
Li, Kai
Wang, Keping
2024 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM, IWS 2024, 2024,

← 1 2 3 4 →