The integration of SOD as PMD for sub-58nm DRAM technology mode

被引：0
|
作者：
Stavrev, Momtchil [1 ]
Das, Arabinda [1 ]
Prenz, Heike [1 ]
Schardin, Markus [1 ]
Ho, Jar-Ming
Graf, Werrier [1 ]
机构：
[1] Qimonda Dresden GmbH & Co OHG, DRAM Technol, D-01099 Dresden, Germany
来源：
ADVANCED METALLIZATION CONFERENCE 2007 (AMC 2007) | 2008年 / 23卷
关键词：
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
In this paper a detailed characterization of spin-on dielectric (SOD) films as pre-metal dielectric (PMD) for memory devices is reported. Several integration aspects (deposition, anneal, planarization and dry etching) have been studied. The application of SOD films as PMD for 58nm DRAM technology and below has been investigated. The achieved results show that SOD can be successfully used as dielectric in the contact level.
引用
收藏
页码：471 / 475
页数：5
相关论文
共 37 条
  • [31] High Performance PRAM Cell Scalable to sub-20nm technology with below 4F2 Cell Size, Extendable to DRAM Applications
    Kim, I. S.
    Cho, S. L.
    Im, D. H.
    Cho, E. H.
    Kim, D. H.
    Oh, G. H.
    Ahn, D. H.
    Park, S. O.
    Nam, S. W.
    Moon, J. T.
    Chung, C. H.
    2010 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2010, : 203 - 204
  • [32] A High-Resolution Analog-to-Digital Converter Design for Sub-100 nm Technology Using Folding-Integration Technique
    Amin, Khandaker Mohammad Raisul
    Kawahito, Shoji
    2014 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2014,
  • [33] Integration of TmSiO/HfO2 Dielectric Stack in Sub-nm EOT High-k/Metal Gate CMOS Technology
    Litta, Eugenio Dentoni
    Hellstrom, Per-Erik
    Ostling, Mikael
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (03) : 934 - 939
  • [34] A Scalable and Highly Manufacturable Single Metal Gate/High-k CMOS Integration for Sub-32nm Technology for LSTP Applications
    Park, C. S.
    Hussain, M. M.
    Huang, J.
    Park, C.
    Tateiwa, K.
    Young, C.
    Park, H. K.
    Cruz, M.
    Gilmer, D.
    Rader, K.
    Price, J.
    Lysaght, P.
    Heh, D.
    Bersuker, G.
    Kirsch, P. D.
    Tseng, H. -H.
    Jammy, R.
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 208 - +
  • [35] Performance Comparison Between Inversion Mode and Junctionless Cylindrical Gate All Around Si Nanowire MOSFET Using Dual Metal Gate Work Function Engineering for Upcoming Sub 5 nm Technology Node
    Sanjay, Vibhor
    Kumar, Vibhor
    Vohra, Anil
    SILICON, 2024, 16 (03) : 989 - 1003
  • [36] Performance Comparison Between Inversion Mode and Junctionless Cylindrical Gate All Around Si Nanowire MOSFET Using Dual Metal Gate Work Function Engineering for Upcoming Sub 5 nm Technology Node
    Vibhor Sanjay
    Anil Kumar
    Silicon, 2024, 16 : 989 - 1003
  • [37] Quantization Effect in N-Channel Inversion Mode Si, In0.53Ga0.47As and Ge Based Double Gate MOSFET Using Quasi-Static Capacitance-Voltage Characteristics for Upcoming Sub 10 nm Technology Node
    Sanjay
    Kumar, Vibhor
    Vohra, Anil
    SILICON, 2024, 16 (08) : 3325 - 3340
1234