Cycle-Slipping Pull-In Range of Bang-Bang PLLs

被引：0
|
作者：
Samarah, Amer [1 ]
Carusone, Anthony Chan [1 ]
机构：
[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON, Canada
来源：
2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
An analysis of the cycle slipping behavior of a bang-bang phase locked loop (PLL) far from its lock provides expressions for the pull-in frequency range. Behavioral simulation is used to validate the analytical results which estimate the pull-in range at least 40% more accurately than prior work.
引用
收藏
页数：4
相关论文
共 34 条
  • [1] Bang-Bang Digital PLLs
    Levantino, Salvatore
    ESSCIRC CONFERENCE 2016, 2016, : 329 - 334
  • [2] Limit cycles in Digital Bang-Bang PLLs
    Flynn, Raymond
    Feely, Orla
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 731 - 734
  • [3] Noise Analysis and Minimization in Bang-Bang Digital PLLs
    Zanuso, Marco
    Tasca, Davide
    Levantino, Salvatore
    Donadel, Andrea
    Samori, Carlo
    Lacaita, Andrea L.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 835 - 839
  • [4] Analysis and Modeling of the Phase Detector Hysteresis in Bang-Bang PLLs
    Bashiri, Samira
    Aouini, Sadok
    Ben-Hamida, Naim
    Plett, Calvin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (02) : 347 - 355
  • [5] A Comprehensive Phase Noise Analysis of Bang-Bang Digital PLLs
    Avallone, Luca
    Mercandelli, Mario
    Santiccioli, Alessio
    Kennedy, Michael Peter
    Levantino, Salvatore
    Samori, Carlo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (07) : 2775 - 2786
  • [6] Comparing techniques for spur reduction in digital bang-bang PLLs
    Maffezzoni, P.
    Marucci, G.
    Levantino, S.
    Samori, C.
    ELECTRONICS LETTERS, 2013, 49 (08) : 527 - 529
  • [7] Exploiting Stochastic Resonance to Enhance the Performance of Digital Bang-Bang PLLs
    Marucci, Giovanni
    Levantino, Salvatore
    Maffezzoni, Paolo
    Samori, Carlo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2013, 60 (10) : 632 - 636
  • [8] Modeling the Response of Bang-Bang Digital PLLs to Phase Error Perturbations
    Abdelfattah, Moataz
    Ghoneima, Maged
    Ismail, Yehea I.
    Lotfy, Amr
    Abdel-moneum, Mohamed
    Kurd, Nasser A.
    Taylor, Greg
    2012 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2012,
  • [9] Spur reduction in bang-bang PLLs using programmable bit-stream
    Bashiri, S.
    Aouini, S.
    Plett, C.
    Ben-Hamida, N.
    ELECTRONICS LETTERS, 2011, 47 (19) : 1070 - 1071
  • [10] Transient Analysis of Bang-Bang Phase locked Loops without Cycle Slipping for Frequency Step Inputs
    Mohseni-Kolagar, Fatemeh
    Miar-Naimi, Hossein
    2012 6TH INTERNATIONAL CONFERENCE ON SCIENCES OF ELECTRONICS, TECHNOLOGIES OF INFORMATION AND TELECOMMUNICATIONS (SETIT), 2012, : 226 - 233
1234