High-speed Start-up and Low-power Decoding Circuit for Body-centric Communications

被引：0

作者：

Sato, Shun ^{[1
]}

Hayashi, Hitoshi ^{[1
]}

Hayakawa, Shin ^{[1
]}

机构：

[1] Sophia Univ, Fac Sci & Technol, Tokyo 102, Japan

来源：

2015 IEEE MTT-S INTERNATIONAL MICROWAVE WORKSHOP SERIES ON RF AND WIRELESS TECHNOLOGIES FOR BIOMEDICAL AND HEALTHCARE APPLICATIONS (IMWS-BIO) | 2015年

关键词：

Decoding; Ethernet; phase-locked loop; body-centric;

D O I：

暂无

中图分类号：

R318 [生物医学工程];

学科分类号：

0831 ;

摘要：

We present a high-speed start-up and low-power decoding circuit for body-centric communications. The Manchester code that is currently used for Ethernet (10BASE-T), noncontact IC cards, and RFID systems, requires a phase-locked loop because intervals of the state transition change. In the proposed circuit, state transitions occur periodically at the center of a waveform owing to the use of an encoding method involving several waveforms.

引用

页码：203 / 204

页数：2

共 50 条

[41] A Low-Power High-Speed Charge-Steering Comparator for High-Speed Applications
Hassan, Ali H.
Aboudina, Mohamed M.
Refky, Mohamed
2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2016,
[42] Non Stationary Oscillations of High-Speed Rotor Systems at Start-Up and Braking
Banakh, L.
Nikiforov, A.
VIBRATION PROBLEMS, ICOVP 2011, SUPPLEMENT, 2011, : 328 - 333
[43] Asynchronous design for high-speed and low-power circuits
Beerel, Peter A.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 669 - 669
[44] HIGH-SPEED AND LOW-POWER GAAS DCFL DIVIDER
NAGANO, K
YAGITA, H
TAMURA, A
UENOYAMA, T
TSUJII, H
NISHII, K
SAKASHITA, T
ONUMA, T
ELECTRONICS LETTERS, 1984, 20 (13) : 549 - 550
[45] Special Section on Low-Power and High-Speed Chips
Egawa, Ryusuke
Wada, Yasutaka
IEICE TRANSACTIONS ON ELECTRONICS, 2023, E106C (06) : 301 - 302
[46] JOSEPHSON HIGH-SPEED AND LOW-POWER LSI TECHNOLOGY
TAHARA, S
NAGASAWA, S
NUMATA, H
HASHIMOTO, Y
YOROZU, S
MATSUOKA, H
NEC RESEARCH & DEVELOPMENT, 1995, 36 (01): : 221 - 230
[47] Special Section on Low-Power and High-Speed Chips
Arakawa, Fumio
Ikeda, Makoto
IEICE TRANSACTIONS ON ELECTRONICS, 2020, E103C (03): : 66 - 67
[48] A low-power high-speed 4-bit ADC for DS-UWB communications
Agdam, M. Khalilzadeh
Nabavi, A.
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 506 - +
[49] Low-power, high-speed sram design: A review
Soon-Hwei, Tan
Poh-Yee, Loh
Sulaiman, Mohd-Shahiman
Yusoff, Zubaida
INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2007, 37 (01): : 5 - 11
[50] High-speed and low-power repeater for VLSI interconnects
A.Karthikeyan
P.S.Mallick
Journal of Semiconductors, 2017, (10) : 83 - 87

← 1 2 3 4 5 →