DeSpErate: Speeding-up Design Space Exploration by using Predictive Simulation Scheduling

被引:0
|
作者
Mariani, Giovanni [1 ]
Palermo, Gianluca [1 ]
Zaccaria, Vittorio [1 ]
Silvano, Cristina [1 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Milan, Italy
关键词
OPTIMIZATION; REGRESSION; ALGORITHM;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The design space exploration (DSE) phase is used to tune configurable system parameters and it generally consists of a multiobjective optimization (MOO) problem. It is usually done at pre-design phase and consists of the evaluation of large design spaces where each configuration requires long simulation. Several heuristic techniques have been proposed in the past and the recent trend is reducing the exploration time by using analytic prediction models to approximate the system metrics, effectively pruning sub-optimal configurations from the exploration scope. However, there is still a missing path towards the effective usage of the underlying computing resources used by the DSE process. In this work, we will show that an alternative and almost orthogonal approach-focused on exploiting the available parallelism in terms of computing resources - can be used to better schedule the simulations and to obtain a high speedup with respect to state of the art approaches, without compromising the accuracy of exploration results. Experimental results will be presented by dealing with the DSE problem of a shared memory multi-core system considering a variable number of available parallel resources to support the DSE phase(1).
引用
收藏
页数:4
相关论文
共 50 条
  • [21] Speeding-up fractal colored image compression using moments features
    George, Loay E.
    Al-Hilo, Eman A.
    2008 INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATION ENGINEERING, VOLS 1-3, 2008, : 1303 - +
  • [22] Speeding-Up Heuristic Allocation, Scheduling and Binding with SAT-Based Abstraction/Refinement Techniques
    Cabodi, Gianpiero
    Lavagno, Luciano
    Murciano, Marco
    Kondratyev, Alex
    Watanabe, Yosinori
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2010, 15 (02)
  • [23] Shared Structurally Synthesized BDDs for Speeding-Up Parallel Pattern Simulation in Digital Circuits
    Ubar, Raimund
    Jurimagi, Lembit
    Raik, Jaan
    2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
  • [24] Speeding-Up Symbol-Level Precoding Using Separable and Dual Optimizations
    Yang, Junwen
    Li, Ang
    Liao, Xuewen
    Masouros, Christos
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2023, 71 (12) : 7056 - 7071
  • [25] Speeding-up digital ecologies evolution using a hardware emulator: Preliminary results
    Marchal, P
    Nussbaum, P
    Piguet, C
    Sipper, M
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 1997, 1259 : 107 - 124
  • [26] Speeding-Up Color FIC Using Isometric Process based on Moment Predictor
    George, Loay E.
    Al-Hilo, Eman A.
    INTERNATIONAL CONFERENCE ON FUTURE COMPUTER AND COMMUNICATIONS, PROCEEDINGS, 2009, : 607 - +
  • [27] Speeding-up of Passive Combined Rimless Wheel Using Active Wobbling Mass
    Asano, Fumihiko
    Tokuda, Isao
    2013 IEEE INTERNATIONAL CONFERENCE ON MECHATRONICS AND AUTOMATION (ICMA), 2013, : 1003 - 1009
  • [28] Simulation-based Fault Injection with QEMU for Speeding-up Dependability Analysis of Embedded Software
    Davide Ferraretto
    Graziano Pravadelli
    Journal of Electronic Testing, 2016, 32 : 43 - 57
  • [29] Speeding-up the decision making of a learning agent using an ion trap quantum processor
    Sriarunothai, Th
    Woelk, S.
    Giri, G. S.
    Friis, N.
    Dunjko, V
    Briegel, H. J.
    Wunderlich, Ch
    QUANTUM SCIENCE AND TECHNOLOGY, 2019, 4 (01)
  • [30] Speeding-up Simulation of Multiphase Flow in Digital Images of Heterogeneous Porous Media by Curvelet Transformation
    Aljasmi, Abdullah
    Sahimi, Muhammad
    TRANSPORT IN POROUS MEDIA, 2021, 137 (01) : 215 - 232