Novel 4RTD logic circuits

被引:3
|
作者
Yamada, H [1 ]
Waho, T [1 ]
机构
[1] Sophia Univ, Dept Elect & Elect Engn, Tokyo 1028554, Japan
关键词
RTD; current-mode; ultrahigh-speed operation;
D O I
10.1093/ietele/e88-c.4.699
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Based on the similarity in current-voltage characteristics of resonant-tunneling diodes (RTDs) and tunneling-type superconductive Josephson junctions, novel current-mode logic circuits consisting of four RTDs have been proposed. NAND and NOR functions, as well as AND and OR, can be obtained in a simple circuit configuration. SPICE simulation showed that the present circuits can operate at a clock frequency as high as 200 GHz.
引用
收藏
页码:699 / 704
页数:6
相关论文
共 50 条
  • [11] Analysis of frequency divider RTD circuits
    Quintana, JM
    Avedillo, MJ
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (10) : 2234 - 2247
  • [12] Design of a novel RTD-based three-variable universal logic gate
    Mao-qun Yao
    Kai Yang
    Cong-yuan Xu
    Ji-zhong Shen
    Frontiers of Information Technology & Electronic Engineering, 2015, 16 : 694 - 699
  • [13] Design of a novel RTD-based three-variable universal logic gate
    Yao, Mao-qun
    Yang, Kai
    Xu, Cong-yuan
    Shen, Ji-zhong
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2015, 16 (08) : 694 - 699
  • [14] Novel improved RTD-based implementation of multi-threshold logic gates
    Pettenghi, H
    Avedillo, MJ
    Quintana, JM
    2005 PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 56 - 59
  • [15] On the Functionality of RTD MOBILE Circuits - A Geometric Approach
    Popp, Michael
    Thiessen, Tina
    Zorn, Christoph
    Mathis, Wolfgang
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 1251 - 1254
  • [16] Nonlinear dynamics in frequency divider RTD circuits
    Quintana, JM
    Avedillo, MJ
    ELECTRONICS LETTERS, 2004, 40 (10) : 586 - 587
  • [17] A new RTD-FET logic family
    Mathews, RH
    Sage, JP
    Sollner, TCLG
    Calawa, SD
    Chen, CL
    Mahoney, LJ
    Maki, PA
    Molvar, KM
    PROCEEDINGS OF THE IEEE, 1999, 87 (04) : 596 - 605
  • [18] Evaluation of RTD-CMOS Logic Gates
    Nunez, Juan
    Avedillo, Maria J.
    Quintana, Jose M.
    13TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, 2010, : 621 - 627
  • [19] Design And Novel Approach For Ternary And Quaternary Logic Circuits
    Mahesh, R. N. Uma
    Sudeep, J.
    2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 1224 - 1227
  • [20] Design of Novel Multiple Valued Logic (MVL) Circuits
    Raghavan, B. Srinivasa
    Bhaaskaran, V. S. Kanchana
    2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2), 2017, : 371 - 378