Using Task Analytic Models to Visualize Model Checker Counterexamples

被引:0
|
作者
Bolton, Matthew L. [1 ]
Bass, Ellen J. [1 ]
机构
[1] Univ Virginia, Dept Syst & Informat Engn, Charlottesville, VA 22903 USA
关键词
Human-automation interaction; task analysis; model checking; formal methods; counterexample visualization;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Model checking is a type of automated formal verification that searches a system model's entire state space in order to mathematically prove that the system does or does not meet desired properties. An output of most model checkers is a counterexample: an execution trace illustrating exactly how a specification was violated. In most analysis environments, this output is a list of the model variables and their values at each step in the execution trace. We have developed a language for modeling human task behavior and an automated method which translates instantiated models into a formal system model implemented in the language of the Symbolic Analysis Laboratory (SAL). This allows us to use model checking formal verification to evaluate human-automation interaction. In this paper we present an operational concept and design showing how our task modeling visual notation and system modeling architecture can be exploited to visualize counterexamples produced by SAL. We illustrate the use of our design with a model related to the operation of an automobile with a simple cruise control.
引用
收藏
页数:6
相关论文
共 50 条
  • [11] Automatic validation and failure diagnosis of human-device interfaces using task analytic models and model checking
    Bolton, Matthew L.
    COMPUTATIONAL AND MATHEMATICAL ORGANIZATION THEORY, 2013, 19 (03) : 288 - 312
  • [12] Fault localization using a model checker
    Griesmayer, Andreas
    Staber, Stefan
    Bloem, Roderick
    SOFTWARE TESTING VERIFICATION & RELIABILITY, 2010, 20 (02): : 149 - 173
  • [13] USING A MODEL CHECKER TO VERIFY PROGRAMS
    DEVILLIERS, PJA
    SOUTH AFRICAN JOURNAL OF PHILOSOPHY-SUID-AFRIKAANSE TYDSKRIF VIR WYSBEGEERTE, 1988, 7 (02): : 113 - 117
  • [14] Debugging of Dependability Models Using Interactive Visualization of Counterexamples
    Aljazzar, Husain
    Leue, Stefan
    QUANTITATIVE EVALUATION OF SYSTEMS: QEST 2008, PROCEEDINGS, 2008, : 189 - 198
  • [15] Using a model checker to test safety properties
    Ammann, P
    Ding, W
    Xu, DL
    SEVENTH IEEE INTERNATIONAL CONFERENCE ON ENGINEERING OF COMPLEX COMPUTER SYSTEMS, PROCEEDINGS, 2001, : 212 - 221
  • [16] Process Compliance checking using Model Checker
    Sebastian, Ritz
    Asokan, Shimmi
    PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON INVENTIVE COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICICCT), 2017, : 363 - 368
  • [17] Verifying data refinements using a model checker
    Smith, Graeme
    Derrick, John
    FORMAL ASPECTS OF COMPUTING, 2006, 18 (03) : 264 - 287
  • [18] Verifying a bus controller using a model checker
    Ripoll, JL
    Dellacherie, S
    ELECTRONIC ENGINEERING, 2001, 73 (893): : 58 - 60
  • [19] Using a hardware model checker to verify software
    Edwards, SA
    Ma, T
    Damiano, R
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 85 - 90
  • [20] MIRACH: efficient model checker for quantitative biological pathway models
    Koh, Chuan Hock
    Nagasaki, Masao
    Saito, Ayumu
    Li, Chen
    Wong, Limsoon
    Miyano, Satoru
    BIOINFORMATICS, 2011, 27 (05) : 734 - 735