Warpage Control of Liquid Molding Compound for Fan-Out Wafer Level Packaging

被引:7
|
作者
Oi, Yosuke [1 ]
Yasuhito, Fujii [1 ]
Hiraoka, Takashi [1 ]
Yada, Yukio [1 ]
Kan, Katsushi [1 ]
机构
[1] Nagase ChemteX Corp, Funct Resin Dept, Tatsuno, Hyogo, Japan
关键词
Fan-out; molding compound; warpage; shrinkage; epoxy;
D O I
10.1109/ECTC.2018.00148
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wafer-level packaging through a compression molding process is becoming a mainstream semiconductor packaging technology, following development of fan-out wafer-level packaging (FOWLP) and technology such as 2.5D packaging and the over-molding process. One of the primary problems in compression molding is wafer warpage. The encapsulant, such as an epoxy molding compound, and the Si wafer, carrier, or substrate have individual coefficients of thermal expansion (CTE), and different CTEs cause warpage when two different materials are laminated. To facilitate machine handling of the wafer, the warpage should be near zero in any process. Zero warpage is also preferable for package reliability, because there is no stress at the interfaces between different materials. Liquid molding compound (LMC) has been designed to achieve low CTE close to the Si CTE of 3 ppm/K. The LMC CTE is lowered using silica filler, which has a very low CTE of 0.5 ppm/K. In addition, the LMC properties such as the glass transition temperature (T-g), modulus, and shrinkage rate are designed to enable warpage control in most of the wafer-level encapsulation processes. However, T-g control has few benefits, because low T-g cannot yield high reliability and excessively high T-g has poor efficacy as regards warpage control. Low modulus seems to be the best solution for warpage; however, this property decreases T-g. Further, rigidity is sometimes required for FOWLP so that the molded wafer can be used as a substrate. When these package structural requirements are satisfied, the most important LMC warpage control factor is shrinkage. In this study, a new LMC resin system is designed, and the LMC chemical cure shrinkage is varied to control the molded-wafer warpage. For the same filler content, the shrinkage ratio (the ratio of density at 25 degrees Celsius before and after curing) varies from -0.3% to 0.8% for three types of resin system. This shrinkage change enables warpage control from 32 to 2 mm in a configuration featuring a 300 micro meter thick molding compound on a 12-inch Si bare wafer with 300 micro meter thickness. Thus, a suitable resin system molding compound can be used in this Si-wafer warpage range to achieve near-zero actual wafer-level warpage for any process or package structure.
引用
收藏
页码:967 / 972
页数:6
相关论文
共 50 条
  • [21] Foldable Fan-out Wafer Level Packaging
    Braun, T.
    Becker, K. -F.
    Raatz, S.
    Minkus, M.
    Bader, V.
    Bauer, J.
    Aschenbrenner, R.
    Kahle, R.
    Georgi, L.
    Voges, S.
    Woehrmann, M.
    Lang, K. -D.
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 19 - 24
  • [22] Study of wafer warpage for Fan-Out wafer level packaging: finite element modelling and experimental validation
    Salahouelhadj, A.
    Gonzalez, M.
    Vanstreels, K.
    Podpod, A.
    Phommahaxay, A.
    Rebibis, K.
    Beyne, E.
    2019 20TH INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2019,
  • [23] Study of the influence of material properties and geometric parameters on warpage for Fan-Out Wafer Level Packaging
    Salahouelhadj, A.
    Gonzalez, M.
    Podpod, A.
    Rebibis, K.
    Beyne, E.
    2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
  • [24] ¶Addressing Warpage Issue and Reliability Challenge of Fan-out Wafer-Level Packaging (FOWLP)
    Zhang, Xiaowu
    Lau, Boon Long
    Han, Yong
    Chen, Haoran
    Jong, Ming Chinq
    Lim, Sharon Pei Siang
    Lim, Simon Siak Boon
    Wang, Xiaobai
    Andriani, Yosephine
    Liu, Songlin
    IEEE 71ST ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2021), 2021, : 1984 - 1990
  • [25] Suppression strategy for process-induced warpage of novel fan-out wafer level packaging
    Yu, Ching-Feng
    Huang, Yu-Wei
    Ouyang, Tsung-Yu
    Cheng, Shau-Fei
    Chang, Hsiang-Hung
    Hsiao, Chih-Cheng
    MICROELECTRONICS RELIABILITY, 2022, 136
  • [26] Investigation of Warpage for Multi-Die Fan-Out Wafer-Level Packaging Process
    Chen, Chuan
    Su, Meiying
    Ma, Rui
    Zhou, Yunyan
    Li, Jun
    Cao, Liqiang
    MATERIALS, 2022, 15 (05)
  • [27] Experimental and Numerical Investigations of the Warpage of Fan-Out Wafer-Level Packaging With SAW Filters
    Li, Wei
    Yu, Daquan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (05): : 869 - 877
  • [28] Realization of the potential of fan-out wafer level packaging
    Carson, Flynn
    Advancing Microelectronics, 2010, 37 (03): : 10 - 12
  • [29] Trends in Fan-out Wafer and Panel Level Packaging
    Braun, Tanja
    Becker, Karl-Friedrich
    Woehrmann, Markus
    Toepper, Michael
    Boettcher, Lars
    Aschenbrenner, Rolf
    Lang, Klaus-Dieter
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 325 - 327
  • [30] Warpage Control Method in Fan -Out Wafer Level Packaging with Rectangular Chips
    Yan, Zhenghan
    Zhong, Cheng
    Jiang, Pengcheng
    Ma, Chi
    Liu, Shuang
    Zeng, Dan
    Wang, Hong
    Hu, Zhengxun
    Sun, Rong
    2023 24TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, ICEPT, 2023,