Observing the Invisible: Live Cache Inspection for High-Performance Embedded Systems

被引:3
|
作者
Tarapore, Dharmesh [1 ]
Roozkhosh, Shahin [1 ]
Brzozowski, Steven [1 ]
Mancuso, Renato [1 ]
机构
[1] Boston Univ, Boston, MA 02215 USA
基金
美国国家科学基金会;
关键词
Hardware; Software; Program processors; Central Processing Unit; Random access memory; Phasor measurement units; Analytical models; Cache; cache snapshotting; ramindex; cacheflow; cache debugging; SIMULATION;
D O I
10.1109/TC.2021.3060650
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The vast majority of high-performance embedded systems implement multi-level CPU cache hierarchies. But the exact behavior of these CPU caches has historically been opaque to system designers. Absent expensive hardware debuggers, an understanding of cache makeup remains tenuous at best. This enduring opacity further obscures the complex interplay among applications and OS-level components, particularly as they compete for the allocation of cache resources. Notwithstanding the relegation of cache comprehension to proxies such as static cache analysis, performance counter-based profiling, and cache hierarchy simulations, the underpinnings of cache structure and evolution continue to elude software-centric solutions. In this article, we explore a novel method of studying cache contents and their evolution via snapshotting. Our method complements extant approaches for cache profiling to better formulate, validate, and refine hypotheses on the behavior of modern caches. We leverage cache introspection interfaces provided by vendors to perform live cache inspections without the need for external hardware. We present CacheFlow, a proof-of-concept Linux kernel module which snapshots cache contents on an NVIDIA Tegra TX1 system on chip and a Hardkernel Odroid XU4.
引用
收藏
页码:559 / 572
页数:14
相关论文
共 50 条
  • [21] Safe design of high-performance embedded systems in an MDE framework
    Yu, Huafeng
    Gamatie, Abdoulaye
    Rutten, Eric
    Dekeyser, Jean-Luc
    INNOVATIONS IN SYSTEMS AND SOFTWARE ENGINEERING, 2008, 4 (03) : 215 - 222
  • [22] Pivotpoint: Clockless crossbar switch for high-performance embedded systems
    Cummings, U
    IEEE MICRO, 2004, 24 (02) : 48 - 59
  • [23] Embedded-systems standards: Avoiding high-performance headaches
    不详
    EDN, 2005, 50 (08) : 48 - +
  • [24] Software development for high-performance, reconfigurable, embedded multimedia systems
    La Rosa, A
    Lavagno, L
    Passerone, C
    IEEE DESIGN & TEST OF COMPUTERS, 2005, 22 (01): : 28 - 38
  • [25] A QUANTITATIVE-EVALUATION OF CACHE TYPES FOR HIGH-PERFORMANCE COMPUTER-SYSTEMS
    WU, CE
    HSU, YS
    LIU, YH
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (10) : 1154 - 1162
  • [26] A way-halting cache for low-energy high-performance systems
    Zhang, CJ
    Vahid, F
    Yang, J
    Najjar, W
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 126 - 131
  • [27] Hybrid Nonvolatile Disk Cache for Energy-Efficient and High-Performance Systems
    Shi, Liang
    Li, Jianhua
    Xue, Chun Jason
    Zhou, Xuehai
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2013, 18 (01)
  • [28] COMPLETE HIGH-PERFORMANCE CACHE SYSTEM FOR THE 80386
    SAFAI, M
    STODIECK, R
    MICROPROCESSORS AND MICROSYSTEMS, 1990, 14 (10) : 664 - 674
  • [29] Adaptive cache compression for high-performance processors
    Alameldeen, AR
    Wood, DA
    31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 212 - 223
  • [30] Performance analysis of cache and scratchpad memory in an embedded high performance processor
    Dias, Wanessa Pereira
    Colonese, Emilia
    PROCEEDINGS OF THE FIFTH INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, 2008, : 657 - 661