YIELD DRIVEN DESIGN AND OPTIMIZATION FOR NEAR THRESHOLD VOLTAGE SRAM CELLS

被引:0
|
作者
Chen, Yang [1 ]
Ye, Zuochang [1 ]
Wang, Yan [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Production yield of SRAM cells is a key bottleneck for supply voltage scaling in low power circuits. Yield driven design for such circuits are difficult as yield analysis for such circuits are usually very expensive. In this paper we proposed a hybrid performance model that can map the process parameters as well as design parameters to performance metric such as SNM. WNM and read/write speed. Once trained, such model allows extremely fast evaluation of production yield without the need to perform expensive circuit simulations. Thus it is very useful for design parameter screening and automatic optimization.
引用
收藏
页数:4
相关论文
共 50 条
  • [31] Bit-Line Decoupled SRAM for Reducing Read Delays in Near Threshold Voltage Operations
    Park, Hyunchul
    Park, Jongsun
    2022 19TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2022, : 7 - 8
  • [32] Combined SRAM Read/Write Assist Techniques for Near/Sub-Threshold Voltage Operation
    Yahya, Farah B.
    Patel, Harsh N.
    Chandra, Vikas
    Calhoun, Benton H.
    PROCEEDINGS OF THE SIXTH ASIA SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ASQED 2015, 2015, : 1 - 6
  • [33] An SRAM design using dual threshold voltage transistors and low-power quenchers
    Wang, CC
    Lee, PM
    Chen, KL
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (10) : 1712 - 1720
  • [34] Supply and threshold voltage optimization for low power design
    Frank, DJ
    Solomon, P
    Reynolds, S
    Shin, J
    1997 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, PROCEEDINGS, 1997, : 317 - 322
  • [35] Design considerations for PD/SOI SRAM: Impact of gate leakage and threshold voltage variation
    Kanj, Rouwaida
    Joshi, Rajiv V.
    Sivagnaname, Jayakumaran
    Kuang, Jente B.
    Acharyya, Dhruva
    Nguyen, Tuyet Y.
    Nassif, Sani
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (01) : 33 - 40
  • [36] Near-Threshold Wide-Voltage Design Review
    Zhao, Yan
    Yang, Jun
    Chen, Chao
    Shan, Weiwei
    Cao, Peng
    Zhou, Yongliang
    Li, Ziyu
    Yang, Tai
    TSINGHUA SCIENCE AND TECHNOLOGY, 2023, 28 (04): : 696 - 718
  • [37] Near-Threshold CNTFET SRAM Cell Design with Removed Metallic CNT Tolerance
    Delgado-Frias, Jose G.
    Zhang, Zhe
    Turi, Michael A.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2928 - 2931
  • [38] Scaling Analysis of Yield Optimization Considering Supply and Threshold Voltage Variations
    Haghdad, Kian
    Anis, Mohab
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 3665 - 3668
  • [39] Prospects of Near-Threshold Voltage Design for Green Computing
    Khare, Surhud
    Jain, Shailendra
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : LXXIII - LXXIV
  • [40] Near-Threshold CNTFET SRAM Cell Design with Gated Cell Power Supply
    Zhang, Zhe
    Delgado-Frias, Jose G.
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 340 - 343