YIELD DRIVEN DESIGN AND OPTIMIZATION FOR NEAR THRESHOLD VOLTAGE SRAM CELLS

被引:0
|
作者
Chen, Yang [1 ]
Ye, Zuochang [1 ]
Wang, Yan [1 ]
机构
[1] Tsinghua Univ, Inst Microelect, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Production yield of SRAM cells is a key bottleneck for supply voltage scaling in low power circuits. Yield driven design for such circuits are difficult as yield analysis for such circuits are usually very expensive. In this paper we proposed a hybrid performance model that can map the process parameters as well as design parameters to performance metric such as SNM. WNM and read/write speed. Once trained, such model allows extremely fast evaluation of production yield without the need to perform expensive circuit simulations. Thus it is very useful for design parameter screening and automatic optimization.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Yield-driven near-threshold SRAM design
    Chen, Gregory K.
    Blaauw, David
    Mudge, Trevor
    Sylvester, Dennis
    Kim, Nam Sung
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 660 - +
  • [2] Yield-Driven Near-Threshold SRAM Design
    Chen, Gregory
    Sylvester, Dennis
    Blaauw, David
    Mudge, Trevor
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (11) : 1590 - 1598
  • [3] A SYSTEMATIC DESIGN METHODOLOGY FOR YIELD-DRIVEN NEAR-THRESHOLD SRAM DESIGN
    Jiang, Chengzhi
    Ye, Zuochang
    Wang, Yan
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [4] Efficient Hihg-Sigma Yield Analysis with Yield Optimization Method for Near-Threshold SRAM Design
    Jiang, Chengzhi
    Fan, Xiaoming
    Xing, Yan
    Qi, Xiangkun
    Wang, Yang
    Wang, He
    2018 3RD IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2018, : 73 - 79
  • [5] Yield-driven design of tunnelling SRAM cells
    Zuo, D.
    Kelly, M. J.
    ELECTRONICS LETTERS, 2013, 49 (16) : 1033 - 1034
  • [6] Library Optimization for Near-Threshold Voltage Design
    Hyun, Daijoon
    Seo, Jaewoo
    Shin, Youngsoo
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [7] Threshold Voltage Design and Performance Assessment of Hetero-Channel SRAM Cells
    Hu, Vita Pi-Ho
    Fan, Ming-Long
    Su, Pin
    Chuang, Ching-Te
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (01) : 147 - 152
  • [8] THRESHOLD VOLTAGE MISMATCH DEPENDENCE OF SRAM YIELD WINDOW SIMULATION
    Wang, Chunhsiung
    Chen, Haibo
    Xie, Yangen
    Wu, Luping
    Mo, Hongxiang
    CONFERENCE OF SCIENCE & TECHNOLOGY FOR INTEGRATED CIRCUITS, 2024 CSTIC, 2024,
  • [9] Threshold Voltage Design of UTB SOI SRAM With Improved Stability/Variability for Ultralow Voltage Near Subthreshold Operation
    Hu, Vita Pi-Ho
    Fan, Ming-Long
    Su, Pin
    Chuang, Ching-Te
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (04) : 524 - 531
  • [10] A Yield-Driven Near-Threshold 8-T SRAM Design with Transient Negative Bit-Line Scheme
    Jiang, Chengzhi
    Zhang, Dayu
    Zhang, Song
    Wang, He
    Zhuang, Zhong
    Yang, Faming
    PROCEEDINGS OF 2017 IEEE 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC), 2017, : 315 - 318