An Investigation of Dynamic Partial Reconfiguration Offloading in Hard Real-Time Systems

被引:2
|
作者
D'Andrea, Gabriella [1 ]
Valente, Giacomo [1 ]
Pomante, Luigi [1 ,2 ]
Di Mascio, Tania [1 ]
机构
[1] Univ Aquila, DISIM Dept, Via Vetoio, Laquila, Italy
[2] Univ Aquila, Ctr Excellence DEWS, Via Vetoio, Laquila, Italy
基金
欧盟地平线“2020”;
关键词
D O I
10.1109/DSD53832.2021.00039
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nowadays, complex Cyber-Physical Systems (CPSs) often exploit the so-called computing at the edge (i.e., edge-computing), where the Dynamic Partial Reconfiguration (DPR, also known as Dynamic Function eXchange or Partial Reconfiguration) feature has been proved to be efficient to face the adaptivity challenges typical of the CPSs domain. In this context, the increase of both platforms heterogeneity and required customizations are leading to a growth of the number of per-task requested DPR, for which Industry is enhancing the reconfiguration controllers providing the capability to offload more than one DPR request, in turn allowing pipelining between multiple DPR processes and application execution. Several works in literature have introduced the DPR process in the hard real-time system domain, however not considering the multiple DPR offloading capabilities. In this paper, we provide a theoretical analysis and a practical evaluation of multiple DPR offloading in the context of hard real-time systems. In particular, through a motivational case-study, supported by some experimental activities conducted on the Zynq-7000 SoC, we show how the offload of multiple DPR can provide benefits with respect to the traditional approach of one DPR request per time.
引用
收藏
页码:192 / 198
页数:7
相关论文
共 50 条
  • [41] Securing Real-Time Systems using Schedule Reconfiguration
    Hammadeh, Zain A. H.
    Hasan, Monowar
    Hamad, Mohammad
    2024 IEEE 27TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING, ISORC 2024, 2024,
  • [42] A PARTIAL EVALUATOR FOR THE MARUTI HARD REAL-TIME SYSTEM
    NIRKHE, V
    PUGH, W
    REAL-TIME SYSTEMS, 1993, 5 (01) : 13 - 30
  • [43] Dynamic Edge Offloading for Real-time Video Processing Pipelines
    Kleinrouweler, Jan Willem
    Dimitrovski, Toni
    Braam, Sjors
    Hindriks, Rick
    Van den Berg, Hans
    D'Acunto, Lucia
    Niamut, Omar
    IEEE MMSP 2021: 2021 IEEE 23RD INTERNATIONAL WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING (MMSP), 2021,
  • [44] Network flow techniques for dynamic voltage scaling in hard real-time systems
    Swaminathan, V
    Chakrabarty, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (10) : 1385 - 1398
  • [45] An integrated approach for applying dynamic voltage scaling to hard real-time systems
    Liu, YB
    Mok, AK
    9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2003, : 116 - 123
  • [46] DYNAMIC PRIORITY SCHEDULING OF PERIODIC AND APERIODIC TASKS IN HARD REAL-TIME SYSTEMS
    HOMAYOUN, N
    RAMANATHAN, P
    REAL-TIME SYSTEMS, 1994, 6 (02) : 207 - 232
  • [47] Performance Evaluation of Dynamic Voltage Scaling Algorithms for Hard Real-Time Systems
    Kim, Woonseok
    Shin, Dongkun
    Yun, Han-Saem
    Kim, Jihong
    Min, Sang Lyul
    JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (03) : 207 - 216
  • [48] A dynamic voltage scaling algorithm for energy reduction in hard real-time systems
    Culver, Van R.
    Khatri, Sunil P.
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 842 - 845
  • [49] Preemption-aware dynamic voltage scaling in hard real-time systems
    Kim, W
    Kim, J
    Min, SL
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 393 - 398
  • [50] Performance comparison of dynamic voltage scaling algorithms for hard real-time systems
    Kim, W
    Shin, D
    Yun, HS
    Kim, J
    Min, SL
    EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 2002, : 219 - 228