共 50 条
- [21] Low complexity bit-parallel systolic multiplier over GF(2m) using irreducible trinomials IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2003, 150 (01): : 39 - 42
- [22] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m) JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 75 (03): : 203 - 208
- [23] Concurrent error detection in a polynomial basis multiplier over GF(2m) JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 22 (02): : 143 - 150
- [24] Design and Implementation of a Sequential Polynomial Basis Multiplier over GF(2m) KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2017, 11 (05): : 2680 - 2700
- [25] Design and Implementation of a Polynomial Basis Multiplier Architecture Over GF(2m) Journal of Signal Processing Systems, 2014, 75 : 203 - 208
- [26] Concurrent Error Detection in a Polynomial Basis Multiplier over GF(2m) Journal of Electronic Testing, 2006, 22 : 143 - 150
- [29] High Speed Bit-Parallel Systolic Multiplier over GF (2m) for Cryptographic Application 2012 IEEE INTERNATIONAL CONFERENCE ON ADVANCED COMMUNICATION CONTROL AND COMPUTING TECHNOLOGIES (ICACCCT), 2012, : 244 - 247
- [30] Error-correcting codes for concurrent error correction in bit-parallel systolic and scalable multipliers for shifted dual basis of GF(2m) Journal of Computers, 2011, 22 (03): : 37 - 52