共 50 条
- [21] SoC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug? 2006 IEEE International Test Conference, Vols 1 and 2, 2006, : 1080 - 1081
- [22] SOC and Multi-Core Debug: Are Design for Debug (DFD) features that are put in reuse cores sufficient for Silicon Debug? 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 1084 - 1084
- [23] The quality of the graduates: Vital aspect of the institutional evaluation ACTUALIDAD CONTABLE FACES, 2006, 9 (13): : 68 - 77
- [24] Independency Aspect as a Vital Feature of Intelligent Collectives 2019 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN AND CYBERNETICS (SMC), 2019, : 82 - 87
- [26] Pentium Pro processor design for test and debug IEEE Design and Test of Computers, 1998, 15 (03): : 77 - 82
- [27] A Unified Test and Debug Platform for SOC Design 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 577 - +