Shielding Structures for Through Silicon Via (TSV) to Active Circuit Noise Coupling in 3D IC

被引:0
|
作者
Lim, Jaemin [1 ]
Lee, Manho [1 ]
Jung, Daniel H. [1 ]
Kim, Jonghoon J. [1 ]
Choi, Sumin [1 ]
Lee, Hyunsuk [1 ]
Kim, Joungho [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn, Daejeon, South Korea
关键词
through silicon via(TSV); noise coupling; shielding structure; noise suppression; active circuit;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through silicon via (TSV) has been extensively highlighted as the key solution for small form factor wide bandwidth, and low power consumption with compactly integrating multiple chips. Despite the many advantages of TSV based 3-dimensional integrated circuit (3D IC), there are several challenges to be overcome such as noise coupling, fabrication process limits, and failure issues. In this paper, we proposed shielding structures for TSV to active circuit noise coupling in 3D IC. The proposed structures can capture TSV substrate noise by blocking the noise paths to active circuit, LC-VCO in this study. The noise suppression mechanisms are analyzed by the noise coupling coefficient in frequency-domain obtained by 3D electromagnetic simulation. Various shielding structures are investigated and compared with regard to sensitivity of active circuit, such as phase noise of LC-VCO.
引用
收藏
页码:248 / 251
页数:4
相关论文
共 50 条
  • [31] Design of Novel Through Silicon via Structures for Reduced Crosstalk Effects in 3D IC Applicationse
    Ganimidi, Mounika
    Kumar, Vobulapuram Ramesh
    INTELLIGENT COMMUNICATION, CONTROL AND DEVICES, ICICCD 2017, 2018, 624 : 599 - 605
  • [32] Performance Characterization of TSV in 3D IC via Sensitivity Analysis
    You, Jhih-Wei
    Huang, Shi-Yu
    Kwai, Ding-Ming
    Chou, Yung-Fa
    Wu, Cheng-Wen
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 389 - 394
  • [33] Dielectric Quality of 3D Capacitor Embedded in Through-Silicon Via (TSV)
    Lin, Ye
    Tan, Chuan Seng
    2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1158 - 1163
  • [34] 3D TCAD Modeling For Stress Management In Through Silicon Via (TSV) Stacks
    Xu, Xiaopeng
    Karmarkar, Aditya
    STRESS MANAGEMENT FOR 3D ICS USING THROUGH SILICON VIAS: INTERNATIONAL WORKSHOP ON STRESS MANAGEMENT FOR 3D ICS USING THROUGH SILICON VIAS, 2011, 1378 : 53 - +
  • [35] Temperature-Dependent Through-Silicon Via (TSV) Model and Noise Coupling
    Lee, Manho
    Cho, Jonghyun
    Kim, Joohee
    Pak, Jun So
    Kim, Joungho
    Lee, Hyungdong
    Lee, Junho
    Park, Kunwoo
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 247 - 250
  • [36] Analytical Model of the Coupling Capacitance between Cylindrical Through Silicon Via and Horizontal Interconnect in 3D IC
    Yu, Wenjian
    Yang, Siyu
    Zhang, Qingqing
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [37] A Novel Circuit Model for Multiple Through Silicon Vias (TSVs) in 3D IC
    Yi, Yang
    Zhou, Yaping
    2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [38] RF characterization of the substrate coupling noise between TSV and active devices in 3D integrated circuits
    Bermond, C.
    Brocard, M.
    Lacrevaz, T.
    Farcy, A.
    Le Maitre, P.
    Leduc, P.
    Ben Jamaa, H.
    Cheramy, S.
    Sillon, N.
    Flechet, B.
    MICROELECTRONIC ENGINEERING, 2014, 130 : 74 - 81
  • [39] Integration challenges of copper Through Silicon Via (TSV) metallization for 3D-stacked IC integration
    Van Olmen, J.
    Huyghebaert, C.
    Coenen, J.
    Van Aelst, J.
    Sleeckx, E.
    Van Ammel, A.
    Armini, S.
    Katti, G.
    Vaes, J.
    Dehaene, W.
    Beyne, E.
    Travaly, Y.
    MICROELECTRONIC ENGINEERING, 2011, 88 (05) : 745 - 748
  • [40] 3D IC with TSV: Status and developments
    Vardaman, E. Jan
    SOLID STATE TECHNOLOGY, 2013, 56 (02) : 12 - 12