AC constraint transformation for top-down analog design

被引:0
|
作者
Arsintescu, BG [1 ]
Charbon, E [1 ]
Malavasi, E [1 ]
Kao, W [1 ]
机构
[1] Cadence Design Syst, San Jose, CA 95134 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In mixed designs, analog blocks are often the most difficult parts to realize, due to the large number of high-level constraints and the importance of second order effects. In this paper a method is proposed to automatically transform AC constraints from higher to lower levels of hierarchy within a top-down design methodology. The transformation consists of finding a linear approximation for the analytic expression of the transfer function for flat and hierarchical designs. A state-of-the-art filter design example illustrates the capabilities of the method.
引用
收藏
页码:E126 / E130
页数:5
相关论文
共 50 条
  • [41] The new generation of top-down design methodology
    Fujimoto, T
    Yamaguchi, M
    Yamanouchi, T
    Ohnishi, M
    Takahashi, M
    Kambe, T
    SHARP TECHNICAL JOURNAL, 1997, (67): : 25 - 30
  • [42] Functional support for top-down assembly design
    Shi, W
    Qin, D
    ADVANCES IN MANUFACTURING TECHNOLOGY - XVII, 2003, : 241 - 245
  • [44] A top-down design for the Train Communication Network
    Jiménez, J
    Martín, JL
    Cuadrado, C
    Arias, J
    Lázaro, J
    2003 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1000 - 1005
  • [45] TOP-DOWN LOGIC DESIGN MOVES TO PCS
    OHR, S
    ELECTRONIC DESIGN, 1987, 35 (12) : 69 - &
  • [46] TOP-DOWN DESIGN IN THE CONTEXT OF PARALLEL PROGRAMS
    JOTWANI, ND
    JUMP, JR
    INFORMATION AND CONTROL, 1979, 40 (03): : 241 - 257
  • [47] GRAPHICAL VERILOG DESIGN TOOL FOR TOP-DOWN CHIP DESIGN
    LIPMAN, J
    EDN, 1995, 40 (20) : 24 - 24
  • [48] Top-down fabrication and transformation properties of vanadium dioxide nanostructures
    Rastjoo, S.
    Wang, X.
    Ludwig, A.
    Kohl, M.
    JOURNAL OF APPLIED PHYSICS, 2019, 125 (22)
  • [49] ANTIGONE: Top-down creation of analog-to-digital converter architectures
    Martens, E.
    Gielen, G.
    INTEGRATION-THE VLSI JOURNAL, 2009, 42 (01) : 10 - 23
  • [50] Top-down behavioral-level simulation of large analog circuits
    Deutsch, J
    COMPUTER DESIGN, 1996, 35 (06): : 91 - 93