System synthesis for networks of programmable blocks

被引:3
|
作者
Mannion, R [1 ]
Hsieh, H [1 ]
Cotterell, S [1 ]
Vahid, F [1 ]
机构
[1] Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA USA
关键词
D O I
10.1109/DATE.2005.289
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The advent of sensor networks presents untapped opportunities for synthesis. We examine the problem of synthesis of behavioral specifications into networks of programmable sensor blocks. The particular behavioral specification we consider is an intuitive user-created network diagram of sensor blocks, each block having a pre-defined combinational or sequential behavior. We synthesize this specification to a new network, that utilizes a minimum number of programmable blocks in place of the predefined blocks, thus reducing network size and hence network cost and power. We focus on the main task of this synthesis problem, namely partitioning pre-defined blocks onto a minimum number of programmable blocks, introducing the efficient but effective PareDown decomposition algorithm for the task. We describe the synthesis and simulation tools we developed. We provide results showing excellent network size reductions through such synthesis, and significant speedups of our algorithm over exhaustive search while obtaining near-optimal results for 15 real network designs as well as nearly 10,000 randomly generated designs.
引用
收藏
页码:888 / 893
页数:6
相关论文
共 50 条
  • [21] Active and programmable networks
    Calvert, KL
    Campbell, AT
    Lazar, AA
    Wetherall, D
    Yavatkar, R
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2001, 19 (03) : 401 - 403
  • [22] Active and programmable networks
    Chen, TM
    Jackson, AW
    IEEE NETWORK, 1998, 12 (03): : 10 - 11
  • [23] Design, implementation, and evaluation of a Programmable Bandwidth Aggregation System for home networks
    Huang, Tzu-Chi
    Zeadally, Sherali
    Chilamkurti, Naveen
    Shieh, Ce-Kuen
    JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 2009, 32 (03) : 741 - 759
  • [24] A Dedicated Multi-Chip Programmable System for Cellular Neural Networks
    Mario Salerno
    Fausto Sargeni
    Vincenzo Bonaiuto
    Analog Integrated Circuits and Signal Processing, 1999, 18 : 277 - 288
  • [25] Dedicated multi-chip programmable system for cellular neural networks
    Univ of Rome `Tor Vergata', Rome, Italy
    Analog Integr Circuits Signal Process, 2 (277-288):
  • [26] A dedicated multi-chip programmable system for cellular neural networks
    Salerno, M
    Sargeni, F
    Bonaiuto, V
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 1999, 18 (2-3) : 277 - 288
  • [27] Sound synthesis using Programmable System-on-Chip Devices
    Fitzgerald, L.
    Timoney, J.
    146TH AES CONVENTION, 2019,
  • [28] Design of Blocks for a Field Programmable Mixed Array (FPMA)
    Sarrafinazhad, Ata
    Kara, Ismail
    Baskaya, Faik
    PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
  • [29] RECOGNIZE REGULAR LANGUAGES WITH PROGRAMMABLE BUILDING-BLOCKS
    FOSTER, MJ
    KUNG, HT
    JOURNAL OF DIGITAL SYSTEMS, 1982, 6 (04): : 323 - 332
  • [30] RECOGNIZE REGULAR LANGUAGES WITH PROGRAMMABLE BUILDING BLOCKS.
    Foster, M.J.
    Kung, H.T.
    Journal of digital systems, 1983, 6 (04): : 323 - 332