System synthesis for networks of programmable blocks

被引:3
|
作者
Mannion, R [1 ]
Hsieh, H [1 ]
Cotterell, S [1 ]
Vahid, F [1 ]
机构
[1] Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA USA
关键词
D O I
10.1109/DATE.2005.289
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The advent of sensor networks presents untapped opportunities for synthesis. We examine the problem of synthesis of behavioral specifications into networks of programmable sensor blocks. The particular behavioral specification we consider is an intuitive user-created network diagram of sensor blocks, each block having a pre-defined combinational or sequential behavior. We synthesize this specification to a new network, that utilizes a minimum number of programmable blocks in place of the predefined blocks, thus reducing network size and hence network cost and power. We focus on the main task of this synthesis problem, namely partitioning pre-defined blocks onto a minimum number of programmable blocks, introducing the efficient but effective PareDown decomposition algorithm for the task. We describe the synthesis and simulation tools we developed. We provide results showing excellent network size reductions through such synthesis, and significant speedups of our algorithm over exhaustive search while obtaining near-optimal results for 15 real network designs as well as nearly 10,000 randomly generated designs.
引用
收藏
页码:888 / 893
页数:6
相关论文
共 50 条
  • [1] Digitally programmable analog building blocks for the implementation of artificial neural networks
    Almeida, AP
    Franca, JE
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1996, 7 (02): : 506 - 514
  • [2] A Programmable ROADM System for SDM/WDM Networks
    Yang, Ruizhi
    Liu, Lida
    Yan, Shuangyi
    Simeonidou, Dimitra
    APPLIED SCIENCES-BASEL, 2021, 11 (09):
  • [3] Tolerance of programmable switch blocks
    Huang, J
    Tahoori, MB
    Lombardi, F
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1358 - 1359
  • [4] Modular building blocks for mapping spiking neural networks onto a programmable neuromorphic processor
    Zou, Chenglong
    Cui, Xiaoxin
    Chen, Guang
    Feng, Shuo
    Liu, Kefei
    Wang, Xinan
    Wang, Yuan
    MICROELECTRONICS JOURNAL, 2022, 129
  • [5] Design of Core Blocks and Implementation on a Programmable Logic Controller for a Train Signalization System
    Akmansayar, Burcu
    Kurtulan, Salman
    Ors, S. Berna
    2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2015, : 1942 - 1945
  • [6] Synthesis of programmable biological central processing system
    Li, Wei-Xian
    Cheng, Jiangfeng
    Lin, Chun-Liang
    Juang, Chia-Feng
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2021, 44 (02) : 104 - 118
  • [7] Programmable Networks
    Campbell, AT
    Wetherall, D
    Yavatkar, R
    COMPUTER NETWORKS-THE INTERNATIONAL JOURNAL OF COMPUTER AND TELECOMMUNICATIONS NETWORKING, 2002, 38 (03): : 273 - 275
  • [8] Programmable networks
    Campbell, AT
    Kounavis, ME
    Vicente, JB
    INFORMATICS - 10 YEARS BACK, 10 YEARS AHEAD, 2001, 2000 : 34 - 49
  • [9] Programmable networks
    Suzuki, M
    Wang, WG
    Weinstein, S
    IEEE COMMUNICATIONS MAGAZINE, 1998, 36 (10) : 40 - 40
  • [10] Synthesis of multi-level networks in a programmable logic array
    Cheremismova, LD
    AUTOMATIC CONTROL AND COMPUTER SCIENCES, 1999, 33 (03) : 57 - 63