EFFICIENT METHOD FOR RANDOM FAULT ATTACK AGAINST AES HARDWARE IMPLEMENTATION

被引：0

作者：

Liao, Nan ^{[1
]}

Cui, Xiaoxin ^{[1
]}

Wang, Tian ^{[1
]}

Liao, Kai ^{[1
]}

Yu, Dunshan ^{[1
]}

Cui, Xiaole ^{[2
]}

机构：

[1] Peking Univ, Inst Microelect, Beijing 100871, Peoples R China

[2] Peking Univ, Shenzhen Grad Sch, Key Lab Integrated Microsyst, Beijing 100871, Peoples R China

来源：

2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC) | 2016年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Random fault attacks against Advanced Encryption Standard (AES) hardware implementation are widely researched. In the previous fault analysis, 6 rounds of attacks arc required to recover the correct round-key, which is not efficient enough for extensive analysis. In this paper. a more efficient fault model is proposed. Based on the analysis of theoretical key candidate number, the proposed attack method can complete the analysis as few as 3 rounds. Experiment results shows that nearly 90% of the attacks recover the correct round-key with 3 rounds and in average only 3.125 rounds are required with our proposed attack method.

引用

页数：3

共 50 条

[31] An Efficient Hardware Implementation of Gaussian Random Number Generator
Kasiviswanathan, N.
Srivatsan, K.
2017 INTERNATIONAL CONFERENCE ON NEXTGEN ELECTRONIC TECHNOLOGIES: SILICON TO SOFTWARE (ICNETS2), 2017, : 327 - 331
[32] Two-dimensional parity-based concurrent error detection method for AES algorithm against differential fault attack and its VLSI implementation
Zhao, Jia
Han, Jun
Zeng, Xiaoyang
Deng, Yunsong
2007 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, VOLS 1 AND 2, 2007, : 151 - 156
[33] An Efficient Triggering Method of Hardware Trojan in AES Cryptographic Circuit
Chuan, Xin
Yan, Yingjian
Zhang, Yilun
2017 2ND IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM), 2017, : 91 - 95
[34] An efficient hardware-based fault diagnosis scheme for AES: Performances and cost
Bertoni, G
Breveglieri, L
Koren, I
Maistri, P
19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 130 - 138
[35] An Efficient Hardware Countermeasure against Differential Power Analysis Attack
Choudhury, Amlan Jyoti
Park, Beum Su
Bruce, Ndibanje
Lee, Young Sil
Lim, Hyotaek
Lee, Hoon Jae
CONVERGENCE AND HYBRID INFORMATION TECHNOLOGY, 2011, 206 : 153 - +
[36] A differential fault attack technique against SPN structures, with application to the AES and KHAZAD
Piret, G
Quisquater, JJ
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS CHES 2003, PROCEEDINGS, 2003, 2779 : 77 - 88
[37] A Hybrid Fault Model for Differential Fault Attack on AES
Liu, Yixia
Cui, Xiaoxin
Cao, Jian
Zhang, Xing
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 784 - 787
[38] An Energy Efficient AES Encryption Core for Hardware Security Implementation in IoT Systems
Manh-Hiep Dao
Van-Phuc Hoang
Van-Lan Dao
Xuan-Tu Tran
2018 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC), 2018, : 301 - 304
[39] Successful Implementation of AES Algorithm in Hardware
Borhan, Rozita
Aziz, Raja Mohd Fuad Tengku
IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS DESIGN, SYSTEMS AND APPLICATIONS (ICEDSA 2012), 2012, : 27 - 32
[40] Do Not Rely on Clock Randomization: A Side-Channel Attack on a Protected Hardware Implementation of AES
Brisfors, Martin
Moraitis, Michail
Dubrova, Elena
FOUNDATIONS AND PRACTICE OF SECURITY, FPS 2022, 2023, 13877 : 38 - 53

← 1 2 3 4 5 →