A CPA Attack against Cryptographic Hardware Implementation on SASEBO-GII

被引:0
|
作者
Mestiri, Hassen [1 ]
Kahri, Fatma [1 ]
Bouallegue, Belgacem [1 ]
Machhout, Mohsen [1 ]
机构
[1] Univ Monastir, Fac Sci Monastir, Elect & Microelect Lab, Monastir, Tunisia
关键词
Side Channel Attacks (SCA); Correlation Power Analysis (CPA); Hamming Distance model (HD); Advanced Encryption Standard (AES);
D O I
暂无
中图分类号
X [环境科学、安全科学];
学科分类号
08 ; 0830 ;
摘要
Cryptographic circuits are used in electronic devices to protect the confidential data. Those circuits store the encryption key to use in the cryptographic algorithms as the Advanced Encryption Standard algorithm (AES). The Correlation Power Analysis attack (CPA) is powerful cryptanalysis techniques that based on exploiting a linear relation between the real and predicted cryptographic circuits' power consumption. In this paper, we explain the CPA attack process against AES implemented on SASEBO-GII FPGA platform. The experimental results demonstrate that the CPA attack based on Hamming Weight power consumption model cannot extract the correct AES keys. However, the CPA based on Hamming Distance power consumption model can extract successfully all the encryption key bytes. In addition, the CPA attacks results show that using Hamming Distance, 100% of encryption key appears at about 4300 power traces.
引用
收藏
页数:5
相关论文
共 50 条
  • [21] Defending electronic systems against hardware attack
    Jimenez Naharro, Raul
    Gomez Bravo, Fernando
    Gomez Galan, Juan Antonio
    Sanchez Raya, Manuel
    Mata de Acuna, Juan Jose
    PROCEEDINGS OF 2016 TECHNOLOGIES APPLIED TO ELECTRONICS TEACHING (TAEE 2016), 2016,
  • [22] FPGA based Hardware Implementation of Hybrid Cryptographic Algorithm for Encryption and Decryption
    Shende, Vikrant
    Kulkarni, Meghana
    2017 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, COMMUNICATION, COMPUTER, AND OPTIMIZATION TECHNIQUES (ICEECCOT), 2017, : 416 - 419
  • [23] Secure Cryptographic Hardware Implementation Issues for High-Performance Applications
    Tena-Sanchez, Erica
    Acosta, Antonio J.
    Nunez, Juan
    PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 76 - 83
  • [24] Secure Testable S-box Architecture for Cryptographic Hardware Implementation
    Rahaman, H.
    Mathew, J.
    Pradhan, D. K.
    COMPUTER JOURNAL, 2010, 53 (05): : 581 - 591
  • [25] High Performance and Low Power Hardware Implementation for Cryptographic Hash Functions
    Zhang, Yunlong
    Kim, Joohee
    Choi, Ken
    Shon, Taeshik
    INTERNATIONAL JOURNAL OF DISTRIBUTED SENSOR NETWORKS, 2014,
  • [26] High-Performance Hardware Implementation of the KATAN Lightweight Cryptographic Cipher
    Al-Moselly, Muntaser
    Al-Haj, Ali
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (01)
  • [27] Accelerated Hardware Implementation of BLAKE2 Cryptographic Hash for Blockchain
    Atiwa, Sumaia
    Dawji, Yunus
    Refaey, Ahmed
    Magierowski, Sebastian
    2020 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2020,
  • [28] Attack tolerant cryptographic hardware design by combining error correction and uniform switching activity
    Mathew, Jimson
    Mohanty, Saraju P.
    Banerjee, Shibaji
    Pradhan, Dhiraj K.
    Jabir, A. M.
    COMPUTERS & ELECTRICAL ENGINEERING, 2013, 39 (04) : 1077 - 1087
  • [29] A Hardware Trojan Attack on FPGA-Based Cryptographic Key Generation: Impact and Detection
    Vidya Govindan
    Rajat Subhra Chakraborty
    Pranesh Santikellur
    Aditya Kumar Chaudhary
    Journal of Hardware and Systems Security, 2018, 2 (3) : 225 - 239
  • [30] Lightweight Protection of Cryptographic Hardware Accelerators against Differential Fault Analysis
    Lasheras, Ana
    Canal, Ramon
    Rodriguez, Eva
    Cassano, Luca
    2020 26TH IEEE INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2020), 2020,