Universal analytic model for tunnel FET circuit simulation

被引:76
|
作者
Lu, Hao [1 ]
Esseni, David [2 ]
Seabaugh, Alan [1 ]
机构
[1] Univ Notre Dame, Dept Elect Engn, Notre Dame, IN 46556 USA
[2] Univ Udine, Dipartimento Ingn Elettr Gestionale & Meccan, I-33100 Udine, Italy
关键词
Analytic model; Band-to-band tunneling; Compact model; SPICE model; Steep-slope switch; Tunnel field-effect transistor (TFET); FIELD-EFFECT TRANSISTORS; INTERFACE TRAPS; VOLTAGE; MOSFETS;
D O I
10.1016/j.sse.2014.12.002
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A simple analytic model based on the Kane-Sze formula is used to describe the current-voltage characteristics of tunnel field-effect transistors (TFETs). This model captures the unique features of the TFET including the decrease in subthreshold swing with drain current and the superlinear onset of the output characteristic. The model also captures the ambipolar current characteristic at negative gate-source bias and the negative differential resistance for negative drain-source biases. A simple empirical capacitance model is also included to enable circuit simulation. The model has fairly general validity and is not specific to a particular TFET geometry. Good agreement is shown with published atomistic simulations of an InAs double-gate TFET with gate perpendicular to the tunnel junction and with numerical simulations of a broken-gap AlGaSb/InAs TFET with gate in parallel with the tunnel junction. (C) 2014 Elsevier Ltd. All rights reserved.
引用
收藏
页码:110 / 117
页数:8
相关论文
共 50 条
  • [21] Line Tunnel FET Parameter Variations: A Simulation Study
    Jha, Kamal K.
    Sharma, Varun
    Pattanaik, Manisha
    JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2015, 12 (09) : 2299 - 2302
  • [22] TCAD Simulation of Germanium Source Dopingless Tunnel FET
    Juyal, Ruchi
    Chauhan, Sudakar Singh
    2016 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATION AND AUTOMATION (ICACCA 2016), 2016, : 97 - 99
  • [23] A Dual-Gate Graphene FET Model for Circuit Simulation-SPICE Implementation
    Umoh, Ime J.
    Kazmierski, Tom J.
    Al-Hashimi, Bashir M.
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2013, 12 (03) : 427 - 435
  • [24] Universal NBTI Model and Its Application for High Frequency Circuit Simulation
    Ma, C.
    Mattausch, H. J.
    Miura-Mattausch, M.
    Matsuzawa, K.
    Hoshida, T.
    Imade, M.
    Koh, R.
    Arakawa, T.
    2014 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2014,
  • [25] Nanometer Scale Devices and Circuit Simulation via Universal Device Model
    Zhang Yubin
    Zhu Xuan
    Deng Mingtang
    Yi Xun
    Tang Yuhua
    ICCSE 2008: PROCEEDINGS OF THE THIRD INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE & EDUCATION: ADVANCED COMPUTER TECHNOLOGY, NEW EDUCATION, 2008, : 1227 - 1230
  • [26] A universal parameterized nonlinear device model formulation for microwave circuit simulation
    Christoffersen, CE
    Velu, S
    Steer, MB
    2002 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-3, 2002, : 2189 - 2192
  • [27] GaAs FET DEVICE AND CIRCUIT SIMULATION IN SPICE.
    Statz, Hermann
    Newman, Paul
    Smith, Irl W.
    Pucel, Robert A.
    Haus, Hermann A.
    IEEE Transactions on Electron Devices, 1987, ED-34 (02) : 160 - 169
  • [28] GAAS-FET DEVICE AND CIRCUIT SIMULATION IN SPICE
    STATZ, H
    NEWMAN, P
    SMITH, IW
    PUCEL, RA
    HAUS, HA
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (02) : 160 - 169
  • [29] A Comprehensive Graphene FET Model for Circuit Design
    Rodriguez, Saul
    Vaziri, Sam
    Smith, Anderson
    Fregonese, Sebastien
    Ostling, Mikael
    Lemme, Max C.
    Rusu, Ana
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (04) : 1199 - 1206
  • [30] An analytical compact circuit model for nanowire FET
    Paul, Bipul C.
    Tu, Ryan
    Fujita, Shinobu
    Okajima, Masaki
    Lee, Thomas H.
    Nishi, Yoshio
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1637 - 1644