This paper presents a quick overview of the BCH codes, which are used on the FEC process. It also specifies general requirements for the implementation of a "in band" FEC decoder module. The designed architecture of the "In band" FEC decoder module presented in this paper uses a (4359, 4320) BCH code, that has capability to detect and correct up to 3 erroneous bits. This module can process SONET/SDH frames at 2.5 Gbit/s and 10 Gbit/s, improving considerably the bit error rate (BER) of optical links of SONET/SDH networks.