Progress toward picosecond on-chip magnetic memory

被引:11
|
作者
Polley, Debanjan [1 ,2 ]
Pattabi, Akshay [2 ]
Chatterjee, Jyotirmoy [3 ]
Mondal, Sucheta [2 ]
Jhuria, Kaushalya [1 ,4 ]
Singh, Hanuman [2 ]
Gorchon, Jon [4 ]
Bokor, Jeffrey [1 ,2 ]
机构
[1] Lawrence Berkeley Natl Lab, 1 Cyclotron Rd, Berkeley, CA 94720 USA
[2] Univ Calif Berkeley, Dept Elect Engn & Comp Sci, Berkeley, CA 94720 USA
[3] Fraunhofer IPMS, Bartlake 5, D-01109 Dresden, Germany
[4] Univ Lorraine, IJL, CNRS, Nancy, France
关键词
SPIN-TRANSFER TORQUE; RANDOM-ACCESS MEMORY; TUNNEL-JUNCTIONS; ORBIT TORQUE; FIELD-FREE; ULTRAFAST; DYNAMICS; SPINTRONICS; MRAM; DRIVEN;
D O I
10.1063/5.0083897
中图分类号
O59 [应用物理学];
学科分类号
摘要
We offer a perspective on the prospects of ultrafast spintronics and opto-magnetism as a pathway to high-performance, energy-efficient, and non-volatile embedded memory in digital integrated circuit applications. Conventional spintronic devices, such as spin-transfer-torque magnetic-resistive random-access memory (STT-MRAM) and spin-orbit torque MRAM, are promising due to their non-volatility, energy-efficiency, and high endurance. STT-MRAMs are now entering into the commercial market; however, they are limited in write speed to the nanosecond timescale. Improvement in the write speed of spintronic devices can significantly increase their usefulness as viable alternatives to the existing CMOS-based devices. In this article, we discuss recent studies that advance the field of ultrafast spintronics and optomagnetism. An optimized ferromagnet-ferrimagnet exchange-coupled magnetic stack, which can serve as the free layer of a magnetic tunnel junction (MTJ), can be optically switched in as fast as similar to 3 ps. Integration of ultrafast magnetic switching of a similar stack into an MTJ device has enabled electrical readout of the switched state using a relatively larger tunneling magnetoresistance ratio. Purely electronic ultrafast spin-orbit torque induced switching of a ferromagnet has been demonstrated using similar to 6 ps long charge current pulses. We conclude our Perspective by discussing some of the challenges that remain to be addressed to accelerate ultrafast spintronics technologies toward practical implementation in high-performance digital information processing systems. Published under an exclusive license by AIP Publishing.
引用
收藏
页数:11
相关论文
共 50 条
  • [41] On-chip coherent photonic-phononic memory
    Stiller, Birgit
    Merklein, Moritz
    Eggleton, Benjamin J.
    2018 INTERNATIONAL CONFERENCE LASER OPTICS (ICLO 2018), 2018, : 441 - 441
  • [42] Memory Access Optimization for On-Chip Transfer Learning
    Hussain, Muhammad Awais
    Tsai, Tsung-Han
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (04) : 1507 - 1519
  • [43] Modeling and Design Exploration of FBDRAM as On-chip Memory
    Sun, Guangyu
    Xu, Cong
    Xie, Yuan
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1507 - 1512
  • [44] On-Chip Picosecond Pulse Detection and Generation Using Graphene Photoconductive Switches
    Hunter, Nicholas
    Mayorov, Alexander S.
    Wood, Christopher D.
    Russell, Christopher
    Li, Lianhe
    Linfield, Edmund H.
    Davies, A. Giles
    Cunningham, John E.
    NANO LETTERS, 2015, 15 (03) : 1591 - 1596
  • [45] OTP nonvolatile memory for on-chip analog trimming
    Ng, C
    EDN, 2005, 50 (07) : 38 - 38
  • [46] On-chip jitter BIST with sub-picosecond resolution at GHz frequencies
    Madhvaraj, Manasa
    Mir, Salvador
    Barragan, Manuel J.
    2023 IEEE 24TH LATIN AMERICAN TEST SYMPOSIUM, LATS, 2023,
  • [47] Buckling beam micromechanical memory with on-chip readout
    Roodenburg, D.
    Spronck, J. W.
    van der Zant, H. S. J.
    Venstra, W. J.
    APPLIED PHYSICS LETTERS, 2009, 94 (18)
  • [48] Variability impact on on-chip memory data paths
    Amat, E.
    Calomarde, A.
    Canal, R.
    Rubio, A.
    2014 5TH EUROPEAN WORKSHOP ON CMOS VARIABILITY (VARI), 2014,
  • [49] INTEL UPGRADES CONTROLLER WITH SPEED AND ON-CHIP MEMORY
    WEBER, S
    ELECTRONICS-US, 1992, 65 (06): : 5 - 5
  • [50] Unified On-chip Memory Allocation for SIMT Architecture
    Hayes, Ari B.
    Zhang, Eddy Z.
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), 2014, : 293 - 302