A Dual-Mode VCO based Low-Power Synthesizer with Optimized Automatic Frequency Calibration for Software-Defined Radio

被引：0
|
作者：
Zhou, Jin [1 ]
Li, Wei [1 ]
Huang, Deping [1 ]
Lian, Chen [1 ]
Li, Ning [1 ]
Ren, Junyan [1 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
来源：
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2011年
关键词：
CMOS; RECEIVER; GHZ; PLL;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low power sigma-delta fractional-N frequency synthesizer for software-defined radio (SDR) implemented in a 0.13 mu m CMOS process is presented, based on a dual-mode VCO (DMVCO) reconfigurable between wideband mode and quadrature mode, with optimized automatic frequency calibration (AFC). The proposed optimized AFC enables a more accurate band selection as well as a lower power for a dual-VCO PLL. A multi-phase counter (MPC) accelerates the calibration process without ruining the calibration accuracy. Simulated phase noise is -123dBc/Hz at 1MHz offset from a 1.8GHz carrier. The spectral purity is better than 45dBc from the output of mixer. The locking time of PLL is about 40 mu s with an AFC time less than 10 mu s. The 0.4-6GHz synthesizer consumes only 35mW to 51mW from a 1.2V supply.
引用
收藏
页码：1145 / 1148
页数：4
相关论文
共 50 条
  • [31] A software-defined radio testbed for deep learning-based automatic modulation classification
    Ponnaluru, Sowjanya
    Penke, Satyanarayana
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2020, 33 (15)
  • [32] The Dual-Mode Integration of Power Amplifier and Radio Frequency Switch Based on GaN Dual-Gate HEMTs
    Zhang, Meng
    Wang, Haozheng
    Yang, Ling
    Hou, Bin
    Wu, Mei
    Zhu, Qing
    Mi, Minhan
    Zou, Xu
    Shi, Chunzhou
    Yu, Qian
    Liu, Wenliang
    Lu, Hao
    Ma, Xiaohua
    Hao, Yue
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2024, 12 : 39 - 45
  • [33] Low-Cost Digital Beacon Receiver Based on Software-Defined Radio
    Cheffena, Michael
    Braten, Lars Erling
    IEEE ANTENNAS AND PROPAGATION MAGAZINE, 2011, 53 (01) : 50 - 55
  • [34] DSP Implementation of a DRP™ -Based Low Cost Software-Defined Emergency Radio
    Sureka, Gaurav
    Kiasaleh, Kamran
    2009 3RD INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS, 2009, : 319 - 323
  • [35] Low-Power Programmable Charge-Domain Sampler with Embedded N-Path Bandpass Filter for Software-Defined Radio
    Zhou, Yushi
    Filiol, Norm
    Peker, Shaul
    Yuan, Fei
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1934 - 1937
  • [36] A 24 GHz Low Power Low Phase Noise Dual-Mode Phase locked Loop Frequency Synthesizer for 60 GHz Applications
    Mahalingam, Nagarajan
    Wang, Yisheng
    Ma, Kaixue
    Yeo, Kiat Seng
    Mou, Shou Xian
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [37] Low-cost multichannel radio direction finding system based on software-defined radio
    Sedunov, Alexander
    Sedunov, Nikolay
    Salloum, Hady
    Sutin, Alexander
    2022 IEEE INTERNATIONAL SYMPOSIUM ON TECHNOLOGIES FOR HOMELAND SECURITY (HST), 2022,
  • [38] AttentiveSDN: EndHost Awareness-Based Power-Optimized Software-Defined Networks
    Al Ahmad, Mahmoud
    Rout, Suchismita
    Patra, Sudhansu Shekhar
    Sahoo, Bibhudatta
    Dubey, Harishchandra
    Barik, Rabindra Kumar
    JOURNAL OF INFORMATION TECHNOLOGY RESEARCH, 2022, 15 (01)
  • [39] Low-power CMOS baseband filter for dual-mode direct conversion receiver
    Taha, AA
    Abo-El-soud, MA
    AbdelRassoul, RA
    Farrag, AK
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 105 - 108
  • [40] A low-power fractional decimator architecture for an IF-sampling dual-mode receiver
    Uusikartano, R
    Takala, J
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 589 - 592
12345