UVM-based Functional Coverage Driven AXI4-Stream Verification

被引：0
|
作者：
Xu, Chunlin [1 ]
Ni, Wei [1 ]
Song, Yukun [1 ]
机构：
[1] Hefei Univ Technol, Inst VLSI Design, Hefei 230601, Peoples R China
来源：
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON) | 2019年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
With the increasing complexity of modern silicon chips, verification for SoCs is also facing huge challenges. Traditional verification methodologies which cannot meet the time-to-market requirement is being replaced by UVM, a state of art verification methodology. An UVM-based out of box AXI4-Stream verification IP featuring functional coverage model is designed in this paper. With constrained random test, base test and direct test, simulation results show that the function of this verification IP is correct and can be used to verify any IP cores and SoCs featuring AXI4-Stream interface with improved verification efficiency.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Functional Coverage-Driven UVM-based UART IP Verification
    Ni, Wei
    Wang, Xiaotian
    PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
  • [2] System Verilog versus UVM-based Verification of AXI4-Lite Arbitration
    Babu, Aiswariya Ramesh
    Anand, Pooja
    Kim, Youngsoo
    SOUTHEASTCON 2023, 2023, : 350 - 357
  • [3] Functional Coverage - Driven UVM Based JTAG Verification
    Elakkiya, C.
    Murty, N. S.
    Babu, C.
    Jalan, Gaurav
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2017, : 41 - 47
  • [4] 基于UVM的AXI4-Stream可重用验证平台设计
    徐春琳
    倪伟
    宋宇鲲
    合肥工业大学学报(自然科学版), 2020, 43 (12) : 1639 - 1645
  • [5] Generative AI Assertions in UVM-Based System Verilog Functional Verification
    Radu, Valentin
    Dranga, Diana
    Dumitrescu, Catalin
    Tabirca, Alina Iuliana
    Stefan, Maria Cristina
    SYSTEMS, 2024, 12 (10):
  • [6] A UVM-Based Smart Functional Verification Platform: Concepts, Pros, Cons, and Opportunities
    Salah, Khaled
    2014 9TH INTERNATIONAL DESIGN & TEST SYMPOSIUM (IDT), 2014, : 94 - 99
  • [7] UVM Based Testbench Architecture for Coverage Driven Functional Verification of SPI Protocol
    Vineeth, B.
    Sundari, B. Bala Tripura
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 307 - 310
  • [8] SystemVerilog UVM-based Verification Environment for a SpaceFibre Router
    Gigli, Lorenzo
    Nannipieri, Pietro
    Zulberti, Luca
    Vagaggini, Simone
    Fanucci, Luca
    SPACEWIRE AND SPACEFIBRE 2022: PROCEEDINGS OF THE 9TH 2022 INTERNATIONAL SPACEWIRE & SPACEFIBRE CONFERENCE (ISC), 2022, : 173 - 176
  • [9] UVM-based Verification of ECC Module for Flash Memories
    Visalli, Giuseppe
    2017 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2017,
  • [10] UVM-based Verification of Bluetooth Low Energy Controller
    Moskala, Maciej
    Kloczko, Patryk
    Cieplucha, Marek
    Pleskacz, Witold
    2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS 2015), 2015, : 123 - 124
12345