Deadlock avoidance algorithm for FMS

被引:0
|
作者
Xu, G [1 ]
Wu, ZM [1 ]
机构
[1] Shanghai Jiao Tong Univ, Dept Automat, Shanghai 200030, Peoples R China
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Deadlock must be avoided via the shop controller during the Flexible Manufacturing System (FMS) performing. Considering the complexity of the FMS, various models have been tried for the analysis and design of shop controller. Petri net is suitable to describe the dynamic behavior of the discrete event system. The verification of the system behavior needs structure analysis with complex theoretical proof method. Temporal logic Model Checking has important advantages over traditional theorem prover. It is fully automatic and can produce possible counter-example that is particularly important in finding subtle error in complex transition systems. In this paper, a new method for the deadlock avoidance based on Petri net and Temporal Logic model checking is presented. The specification in the Temporal Logic is expressed according to some result of structure analysis of the Petri net. The model checking is employed to execute the formal verification, which will conduct an exhaustive exploration of all possible behaviors.
引用
收藏
页码:389 / 394
页数:6
相关论文
共 50 条
  • [21] Application of modified banker’s algorithm in FMS deadlock problem
    徐刚
    吴智铭
    Journal of Harbin Institute of Technology, 2004, (04) : 405 - 412
  • [22] Deadlock prevention for FMS
    Xu, G
    Wu, ZM
    PROCEEDINGS OF THE 2003 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 2003, : 1696 - 1701
  • [23] An efficient distributed deadlock avoidance algorithm for the AND model
    Wu, H
    Chin, WN
    Jaffar, J
    IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 2002, 28 (01) : 18 - 29
  • [25] An Improved Safety Detection Algorithm Towards Deadlock Avoidance
    Begum, Momotaz
    Faruque, Omar
    Miah, Md Waliur Rahman
    Das, Bimal Chandra
    IEEE 10TH SYMPOSIUM ON COMPUTER APPLICATIONS AND INDUSTRIAL ELECTRONICS (ISCAIE 2020), 2020, : 73 - 78
  • [26] HEURISTIC DEADLOCK-AVOIDANCE ALGORITHM IN A DISTRIBUTED SYSTEM
    SRIMANI, PK
    NARAYANASWAMY, R
    COMPUTING SYSTEMS, 1991, 6 (03): : 170 - 177
  • [27] Application of a deadlock avoidance algorithm to a postal AGV system
    Yoo, JW
    Hwang, J
    Lee, YJ
    Kim, CO
    7TH WORLD MULTICONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL VII, PROCEEDINGS, 2003, : 107 - 112
  • [28] A novel deadlock avoidance algorithm and its hardware implementation
    Lee, J
    Mooney, VJ
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 200 - 205
  • [29] DEADLOCK AVOIDANCE WITH A MODIFIED BANKER'S ALGORITHM.
    Belik, Ferenc
    BIT (Copenhagen), 1987, 27 (03): : 290 - 305
  • [30] Systemic solutions to deadlock in FMS
    Gang, X
    Ming, WZ
    PROCEEDINGS OF THE 2004 AMERICAN CONTROL CONFERENCE, VOLS 1-6, 2004, : 5740 - 5745