An efficient technique to eliminate quantisation noise folding in double-sampling ΣΔ modulators

被引:0
|
作者
Rombouts, P [1 ]
Raman, J [1 ]
Weyten, L [1 ]
机构
[1] State Univ Ghent, CAS, ELIS, B-9000 Ghent, Belgium
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
SigmaDelta-modulation is a proven method to realize high-resolution A/D converters. A particularly efficient way to implement such a modulator uses double-sampling where the sampling frequency is twice the master-clock frequency. Unfortunately path mismatch between both sampling branches causes a part of the quantisation noise to fold from the Nyquist frequency back in the signal band. This degrades the performance. In this paper we show that multi-bit quantisation provides a partial solution for this problem. Next we present a true solution. The approach consists of modifying the quantisation noise transfer function of the modulator to have one or several zeros at the Nyquist frequency. This way the effect of noise folding can nearly be eliminated. It is shown that this can be implemented by a simple modification of one of the integrators of the overall modulator circuit. Finally several design examples of single-bit and multi-bit modulators are discussed.
引用
收藏
页码:707 / 710
页数:4
相关论文
共 29 条
  • [21] A Low-Distortion Fourth-order Bandpass Sigma-delta Modulator Using Double-sampling Technique
    Xu, Honglin
    Zhou, Jiajun
    Yang, Jian
    Chen, Song
    Gao, Zhiqiang
    Liu, Xiaowei
    MICRO-NANO TECHNOLOGY XIV, PTS 1-4, 2013, 562-565 : 1058 - 1062
  • [22] Integrated High-Temporal-Resolution and High-Density Subretinal Prosthesis Using a Correlated Double-Sampling Technique
    Kang, Hosung
    Kim, Jungyeon
    Kim, Jungsuk
    SENSORS, 2023, 23 (14)
  • [23] A 1-V 10.7-MHz switched-opamp, bandpass ΣΔ modulator using double-sampling finite-gain-compensation technique
    Cheung, VSL
    Luong, HC
    Ki, WH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (10) : 1215 - 1225
  • [24] A 1.2 V 10-bit 5MS/s low power CMOS cyclic ADC based on double-sampling technique
    Chi-Chang Lu
    Analog Integrated Circuits and Signal Processing, 2014, 81 : 137 - 143
  • [25] A 1.2 V 10-bit 5MS/s low power CMOS cyclic ADC based on double-sampling technique
    Lu, Chi-Chang
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 81 (01) : 137 - 143
  • [26] A Current-to-voltage Integrator Using Area-efficient Correlated Double Sampling Technique
    Zheng, Xuqiang
    Li, Fule
    Wang, Xuan
    Zhang, Chun
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2167 - 2170
  • [27] Correlated Double Amplifying Readout Technique for Low-Noise Power-Efficient MEMS Capacitive Accelerometer
    Zhong, Longjie
    Liu, Shubin
    Xu, Donglai
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2022, 71
  • [28] Double sampling data checking technique: An online testing solution for multisource noise-induced errors on on-chip interconnects and buses
    Zhao, Y
    Dey, S
    Chen, L
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (07) : 746 - 755
  • [29] A Low-Power Mixed-Architecture ADC with Time-Interleaved Correlated Double Sampling Technique and Power-Efficient Back-End Stages
    Lin, Jin-Fu
    Chang, Soon-Jyh
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (01): : 89 - 101