A Continuous-Time Delta-Sigma Modulator for Biomedical Ultrasound Beamformer Using Digital ELD Compensation and FIR Feedback

被引:21
|
作者
Zhang, Yi [1 ]
Chen, Chia-Hung [1 ]
He, Tao [1 ]
Temes, Gabor C. [1 ]
机构
[1] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
关键词
Continuous-time Delta Sigma modulator; digital excess loop delay compensation; FIR feedback DAC; ultrasound beamformer; EXCESS LOOP DELAY; DB; BW;
D O I
10.1109/TCSI.2015.2434100
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the design of a continuous-time Delta Sigma modulator (CTDSM) to be used in an ultrasound beamformer for biomedical imaging. To achieve better resolution, the prototype modulator operates at 1.2 GHz. It incorporates a digital excess loop delay (ELD) compensation to replace the active adder in front of the internal quantizer. A digitally controlled reference-switching matrix, combined with the data-weighted averaging (DWA) technique, results in a delay-free feedback path. A multi-bit FIR feedback DAC, along with its compensation path, is used to achieve lower clock jitter sensitivity and better loop filter linearity. The modulator achieves 79.4 dB dynamic range, 77.3 dB SNR, and 74.3 dB SNDR over a 15 MHz signal bandwidth. Fabricated in a 65 nm CMOS process, the core modulator occupies an area of only 0.16 mm(2) and dissipates 6.96 mW from a 1 V supply. A 58.6 fJ/conversion-step figure of merit is achieved.
引用
收藏
页码:1689 / 1698
页数:10
相关论文
共 50 条
  • [41] A reconfigurable continuous-time delta-sigma modulator for dual-mode ultrasonic application
    Song, Pengyu
    Tiew, Kei-Tee
    Lam, Yvonne
    Koh, Liang Mong
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 305 - 308
  • [42] Analysis of Chopped Integrators, and Its Application to Continuous-Time Delta-Sigma Modulator Design
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (08) : 1953 - 1965
  • [43] What Architecture Should I Choose for my Continuous-Time Delta-Sigma Modulator?
    Pavan, Shanthi
    Baskaran, Siddharth
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [44] Delta-Sigma Modulator Design Using a Memristive FIR DAC
    Wang, Danyu
    Wang, Shiwei
    Prodromakis, Themis
    Papavassiliou, Christos
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [45] A 15MHz BW Continuous-Time ΔΣ Modulator with High Speed Digital ELD Compensation
    Hu, Hang
    Li, Manxin
    Dai, Zhiyuan
    Ye, Fan
    Ren, Junyan
    2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 686 - 689
  • [46] Delta-sigma modulators employing continuous-time circuitry
    Oregon State Univ, Corvallis, United States
    IEEE Trans Circuits Syst I Fundam Theor Appl, 4 (324-332):
  • [47] Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay
    Yuki Kimura
    Akira Yasuda
    Michitaka Yoshino
    Analog Integrated Circuits and Signal Processing, 2013, 75 : 279 - 286
  • [48] Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay
    Kimura, Yuki
    Yasuda, Akira
    Yoshino, Michitaka
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (02) : 279 - 286
  • [49] On the nonlinearity of integrators in continuous-time delta-sigma modulators
    Leuciuc, A
    PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 862 - 865
  • [50] Power-Efficient Amplifier Frequency Compensation for Continuous-Time Delta-Sigma Modulators
    Yoon, Do Yeon
    Lee, Hae-Seung
    Gealow, Jeffrey
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 562 - 565