A 60-GHz Injection Locked Oscillator for Self demodulation Ultra-low Power Radio in 65-nm CMOS

被引:0
|
作者
Gao, Hao [1 ]
Matters-Kammerer, Marion K. [1 ]
Li, Xia [1 ]
Milosevic, Dusan [1 ]
van Roermund, Arthur [1 ]
Baltus, Peter G. M. [1 ]
机构
[1] Eindhoven Univ Technol, Mixed Signal Microelect Grp, NL-5600 MB Eindhoven, Netherlands
关键词
60; GHz; mm-wave; injection locked oscillator; ultra-low-power;
D O I
暂无
中图分类号
TN [电子技术、通信技术];
学科分类号
0809 ;
摘要
This paper present a 60 GHz injection locked oscillator in 65-nm CMOS technology. The injection locked oscillator is a key component to realize an ultra-low power self-mixing architecture wake-up radio. In this paper, different methods of injecting a signal into the oscillator are discussed and the current re-use method is implemented to increase the sensitivity and improve the isolation while at the same time minimize the loading effect to the oscillator LC tank. The implemented oscillator provides 7 GHz locking range with 6 mW power consumption.
引用
收藏
页码:90 / 93
页数:4
相关论文
共 50 条
  • [21] A 60-GHz Broadband Gilbert-Cell Down Conversion Mixer in a 65-nm CMOS
    Shi, Jun
    Li, Lianming
    Cui, Tie Jun
    2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
  • [22] A 60-GHz Single-Pole-Single-Throw Switch in 65-nm Bulk CMOS
    He, Jin
    Zhang, Yue Ping
    Xiong, Yong-Zhong
    INTERNATIONAL JOURNAL OF RF AND MICROWAVE COMPUTER-AIDED ENGINEERING, 2011, 21 (02) : 190 - 198
  • [23] Hot-Carrier Stress Effect on a CMOS 65-nm 60-GHz One-Stage Power Amplifier
    Quemerais, Thomas
    Moquillon, Laurence
    Huard, Vincent
    Fournier, Jean-Michel
    Benech, Philippe
    Corrao, Nicolas
    Mescot, Xavier
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (09) : 927 - 929
  • [24] A 310-GHz Area and Power Efficient Oscillator in 65-nm CMOS Technology
    Yi, Xiang
    Wang, Yanjun
    Feng, Guangyin
    Wang, Yanjie
    Boon, Chirn Chye
    Che, Wenquan
    Xue, Quan
    2021 IEEE MTT-S INTERNATIONAL WIRELESS SYMPOSIUM (IWS 2021), 2021,
  • [25] A low power, low noise figure quadrature demodulator for a 60 GHz receiver in 65-nm CMOS technology
    Amin, Najam Muhammad
    Wang Zhigong
    Li Zhiqun
    Li Qin
    Liu Yang
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (04)
  • [26] An ultra-low power iterative clique-based neural network integrated in 65-nm CMOS
    Chollet, Paul
    Larras, Benoit
    Lahuec, Cyril
    Seguin, Fabrice
    Arzel, Matthieu
    2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2017, : 5 - 8
  • [27] A 60-GHz On-Chip Antenna Over an AMC Using a Standard 65-nm CMOS Technology
    Yang, Wanlan
    Ma, Kaixue
    Yeo, Kiat Seng
    Lim, Wei Meng
    Lu, Lu
    2014 XXXITH URSI GENERAL ASSEMBLY AND SCIENTIFIC SYMPOSIUM (URSI GASS), 2014,
  • [28] Design of a 60-GHz receiver front-end with broadband matching techniques in 65-nm CMOS
    Chai, Yuan
    Li, Lianming
    Cui, Tiejun
    IEICE ELECTRONICS EXPRESS, 2018, 15 (24):
  • [29] A 60-GHz Double-Balanced Homodyne Down-Converter in 65-nm CMOS Process
    Sakian, Pooyan
    Mahmoudi, Reza
    van Zeijl, Paul
    Lont, Maarten
    van Roermund, Arthur
    2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 258 - +
  • [30] A 60-GHz Band 2 x 2 Phased-Array Transmitter in 65-nm CMOS
    Chan, Wei L.
    Long, John R.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (12) : 2682 - 2695