Performance Analysis of Single and Dual Channel Vertical Strained SiGe Impact Ionization MOSFET (VESIMOS)

被引:0
|
作者
Saad, Ismail [1 ]
Seng, Bun [1 ]
Hamzah, Zuhir [1 ]
Bolong, Nurmin [1 ]
Anuar, Khairul [1 ]
Ghosh, Bablu [1 ]
Ismail, Razali [2 ]
机构
[1] Univ Malaysia Sabah, Nano Engn & Mat NEMs Res Grp, Sch Engn & Informat Technol, Kota Kinabalu 88400, Sabah, Malaysia
[2] Univ Teknol Malaysia, Computat Nanoelect CONE Res Grp, Fac Elect Engn, Skudai 81310, Johor, Malaysia
来源
2013 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED 2013) | 2013年
关键词
Vertical Strained SiGe Impact Ionization MOSFET (VESIMOS); threshold voltage; sub-threshold slope; breakdown voltage; electron mobility; I-MOS; PART II; MOBILITY; HOLE;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this work, single and dual channel SiGe layer for Vertical Strained Silicon Germanium (SiGe) Impact Ionization MOSFET (VESIMOS) has been successfully analyzed. Presence of the SiGe channel, it improved the I-ON/I-OFF ratio, sub-threshold slope for the Dual Channel VESIMOS. Germanium has high impact ionization rates to ensure that the transition from OFF state to ON state is abrupt. It is found that Single Channel (SC) VESIMOS for 10% to 30% Ge mole fraction operate in Conventional MOSFET mode at VDS=1.75V. However, Dual Channel (DC) VESIMOS with the same content was operated in Impact Ionization (II) mode. For DC VESIMOS Ge=30%, it has a fastest switching speed of subthreshold value, S=10.98 mV/dec compare to others simulated devices. It observed that drain current for SC and DC VESIMOS increase sharply initially due to presence of Germanium. However, breakdown voltage of the SC device was decrease from B-V=2.9V to 2.5V by increasing the composition of Ge from 10% to 30%. The same characteristics were found for DC VESIMOS with B-V=2V to 1.6V by varying the Ge composition. Ge content justified the appearance of second SiGe channel and affecting the breakdown voltage. A better performance in threshold voltage, V-TH, S value and I-ON/I-OFF ratio were found for DC as compared to SC VESIMOS. The V-TH=0.6V and I-ON/I-OFF = 1x10(13) were measured for DC VESIMOS with Ge=30% that justified the advantage of SiGe channel on VESIMOS device. These improvements were mainly affected the enhancement of electron mobility in SiGe layer from 600 m(2)/V-s (first channel) to 1400 m(2)/V-s (second channel). The electron mobility was increased due to splitting of conduction band valley into six fold in which the electron mass are reduced in out of plane direction and thus enhanced the mobility of electron. This was evidence that DC VESIMOS operate with low power and better performance compare to other devices.
引用
收藏
页码:275 / 280
页数:6
相关论文
共 50 条
  • [41] Simulation of single channel length vertical silicon MOSFET
    Ooi, P. K.
    Ibrahim, K.
    CURRENT ISSUES OF PHYSICS IN MALAYSIA, 2008, 1017 : 154 - +
  • [42] Investigation of the performance of strained-SiGe vertical IMOS-transistors
    Dinh, Thanh Viet
    Kraus, Rainer
    Jungemann, Christoph
    SOLID-STATE ELECTRONICS, 2010, 54 (09) : 942 - 949
  • [43] Effects of temperature on electrical characteristics of strained SiGe channel-on-insulator p-MOSFET
    Yu, Jie
    Wang, Chong
    Yang, Zhou
    Hu, Wei-Da
    Yang, Yu
    Rengong Jingti Xuebao/Journal of Synthetic Crystals, 2013, 42 (05): : 875 - 879
  • [44] Strained Si/SiGe MOSFET Capacitance modeling based on band structure analysis
    Gilibert, F
    Rideau, D
    Payet, F
    Boeuf, F
    Batail, E
    Minondo, M
    Bouchakour, R
    Skotnicki, T
    Jaouen, H
    PROCEEDINGS OF ESSDERC 2005: 35TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2005, : 281 - 284
  • [45] Doping profile dependence of the vertical impact ionization MOSFET's (I-MOS) performance
    Abelein, Ulrich
    Assmuth, Andreas
    Iskra, Peter
    Schindler, Markus
    Sulima, Torsten
    Eisele, Ignaz
    SOLID-STATE ELECTRONICS, 2007, 51 (10) : 1405 - 1411
  • [46] Strained Si/SiGe n-channel MOSFETs: impact of cross-hatching on device performance
    Olsen, SH
    O'Neill, AG
    Norris, DJ
    Cullis, AG
    Woods, NJ
    Zhang, J
    Fobelets, K
    Kemhadjian, HA
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2002, 17 (07) : 655 - 661
  • [47] Strained-Si-strained-SiGe dual-channel layer structure as CMOS substrate for single workfunction metal-gate technology
    Yu, SF
    Jung, JW
    Hoyt, JL
    Antoniadis, DA
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (06) : 402 - 404
  • [48] Variability and Performance on FDSOI Technology with Strained sSOI Substrate and SiGe Channel
    Mazurier, J.
    SIGE, GE, AND RELATED MATERIALS: MATERIALS, PROCESSING, AND DEVICES 7, 2016, 75 (08): : 15 - 20
  • [49] A self-aligned epitaxially grown channel MOSFET device architecture for strained Si/SiGe systems
    Leong, WY
    Churchill, AC
    Robbins, DJ
    Glasper, JL
    Williams, GM
    THIN SOLID FILMS, 2000, 369 (1-2) : 375 - 378
  • [50] Impact of virtual substrate quality on performance enhancements in strained Si/SiGe heterojunction n-channel MOSFETs
    Olsen, SH
    O'Neill, AG
    Norris, DJ
    Cullis, AG
    Fobelets, K
    Kemhadjian, HA
    SOLID-STATE ELECTRONICS, 2003, 47 (08) : 1289 - 1295