Employing step and flash imprint lithography for gate level patterning of a MOSFET device

被引:8
|
作者
Smith, BJ [1 ]
Stacey, NA [1 ]
Donnelly, JP [1 ]
Onsongo, DM [1 ]
Bailey, TC [1 ]
Mackay, CJ [1 ]
Resnick, DJ [1 ]
Dauksher, WJ [1 ]
Mancini, D [1 ]
Nordquist, KJ [1 ]
Sreenivasan, SV [1 ]
Banerjee, SK [1 ]
Ekerdt, JG [1 ]
Willson, CG [1 ]
机构
[1] Univ Texas, Austin, TX 78712 USA
来源
EMERGING LITHOGRAPHIC TECHNOLOGIES VII, PTS 1 AND 2 | 2003年 / 5037卷
关键词
step and flash imprint lithography; alignment; planarization; etching; MOSFET;
D O I
10.1117/12.490142
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Step and Flash Imprint Lithography (SFIL) is an alternative lithography technique that enables patterning of sub-100 nm features at a cost that has the potential to be substantially lower than either conventional projection lithography or proposed next generation lithography techniques. SFIL is a molding process that transfers the topography of a rigid transparent template using a low-viscosity, UV-curable organosilicon solution at room temperature and with minimal applied pressure.(1) Employing SFIL technology we have successfully patterned areas of high and low density, semi-dense and isolated lines down to 20 run,(2) and demonstrated the capability of layer-to-layer alignment.(3) We have also confirmed the use of SFIL to produce functional optical devices including a micropolarizer array consisting of orthogonal 100 nm titanium lines and spaces fabricated using a metal lift-off process.(4) This paper presents a demonstration of the SFIL technique for the patterning of the gate level in a functional MOSFET device.
引用
收藏
页码:1029 / 1034
页数:6
相关论文
共 50 条
  • [41] Step and flash imprint lithography: From the lab to the fab
    Willson, Carlton
    ABSTRACTS OF PAPERS OF THE AMERICAN CHEMICAL SOCIETY, 2015, 250
  • [42] Study of the kinetics of step and flash imprint lithography photopolymerization
    Dickey, MD
    Burns, RL
    Kim, EK
    Johnson, SC
    Stacey, NA
    Willson, CG
    AICHE JOURNAL, 2005, 51 (09) : 2547 - 2555
  • [43] Design of orientation stages for Step and Flash Imprint Lithography
    Choi, BJ
    Johnson, S
    Colburn, M
    Sreenivasan, SV
    Willson, CG
    PROCEEDINGS OF THE FOURTEENTH ANNUAL MEETING OF THE AMERICAN SOCIETY FOR PRECISION ENGINEERING, 1999, : 196 - 199
  • [44] Squeeze time investigations for step and flash imprint lithography
    Wuister, Sander F.
    Lammers, Jeroen H.
    Kruijt-Stegeman, Yvonne W.
    van der Tempel, Leendert
    Dijksman, Frits
    MICROELECTRONIC ENGINEERING, 2009, 86 (4-6) : 681 - 683
  • [45] Step and flash imprint lithography for manufacturing patterned media
    Schmid, Gerard M.
    Miller, Mike
    Brooks, Cynthia
    Khusnatdinov, Niyaz
    LaBrake, Dwayne
    Resnick, Douglas J.
    Sreenivasan, S. V.
    Gauzner, Gene
    Lee, Kim
    Kuo, David
    Weller, Dieter
    Yang, XiaoMin
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (02): : 573 - 580
  • [46] Step and Flash Imprint Lithography for Manufacturing Patterned Media
    Brooks, Cynthia
    Schmid, Gerard M.
    Miller, Mike
    Johnson, Steve
    Khusnatdinov, Niyaz
    LaBrake, Dwayne
    Resnick, Douglas J.
    Sreenivasan, S. V.
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES, 2009, 7271
  • [47] Minimizing linewidth roughness in Step and Flash Imprint Lithography
    Khusnatdinov, Niyaz
    Schmid, Gerard M.
    Brooks, Cynthia B.
    LaBrake, Dwayne
    Resnick, Douglas J.
    Hart, Mark W.
    Gopalakrishnan, Kailash
    Shenoy, Rohit
    Jih, Ron
    Zhang, Ying
    Sikorski, Edmund
    Rothwell, Mary Beth
    Owens, Jordan
    Ford, Arnie
    MICROELECTRONIC ENGINEERING, 2008, 85 (5-6) : 856 - 860
  • [48] A study of imprint-specific defects in the step and flash imprint lithography process
    Perez, J.
    Selinidis, K.
    Johnson, S.
    Fletcher, B.
    Xu, F.
    Maltabes, J.
    McMackin, I.
    Resnick, D.
    Sreenivasan, S. V.
    EMERGING LITHOGRAPHIC TECHNOLOGIES XI, PTS 1 AND 2, 2007, 6517
  • [49] Development and validation of functional imprint material for the step and flash imprint lithography process
    Kettle, J.
    Coppo, P.
    Lalev, G.
    Tattershall, C.
    Dimov, S.
    Turner, M. L.
    MICROELECTRONIC ENGINEERING, 2008, 85 (5-6) : 850 - 852
  • [50] Step-and-fiash imprint lithography for patterning interconnect dielectrics
    Palmieri, Frank
    Stewart, Michael D.
    Jen, Wei-Lun Kane
    Schmid, Gerard M.
    Willson, C. Grant
    SOLID STATE TECHNOLOGY, 2007, 50 (09) : 42 - 45