APPLICATION OF ELECTRONICS PACKAGING FUNDAMENTALS TO PHOTOVOLTAIC INTERCONNECTS AND PACKAGING

被引:0
|
作者
Spinella, Laura [1 ]
Bosco, Nick [1 ]
机构
[1] Natl Renewable Energy Lab, Golden, CO 80401 USA
关键词
photovoltaic module; solder; viscoplasticity; simulation; lifetime prediction; thermomechanical fatigue; accelerated testing; SOLDER JOINTS; PV MODULE; SILICON; RELIABILITY; DEGRADATION; TEMPERATURE; DAMAGE;
D O I
暂无
中图分类号
O414.1 [热力学];
学科分类号
摘要
The energy capacity of photovoltaic (PV) installations worldwide has increased significantly in the last decade, increasing the demandfor rigorous investigation of the physical phenomena causing degradation andfailures in PV modules. As PV reliability science develops, established methods and approaches from longer-standing industries can inform and expedite PV reliability advances. This work demonstrates how thermomechanical solder bond fatigue models derived for electronics packaging applications can be applied to both standard and emerging PV interconnect designs. This expertise cannot be directly translated to PV however, as target PV module lifetimes are significantly longer than most electronics and the modules must withstand the natural climate wherever they are deployed. Verification of analytical reliability models is then an additional challenge, due to model size, test time, and climate variability Furthermore, unconventional materials, such as lowtemperature solders, are now being integrated into PV designs, for which appropriate material models must be selected and material parameters derived. In this paper, the current state of PV interconnect research is explored, with an emphasis on the experimental and simulation approaches and models being used for this work. Recent results for standard module architectures as well as emerging interconnect schemes are discussed.
引用
收藏
页数:7
相关论文
共 50 条
  • [41] Nanopackaging: Nanotechnologies and electronics packaging
    Morris, James E.
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 251 - 254
  • [42] Plating technology for electronics packaging
    Honma, H
    ELECTROCHIMICA ACTA, 2001, 47 (1-2) : 75 - 84
  • [44] Compact designs push packaging, interconnects
    Gardner, WD
    COMPUTER DESIGN, 1998, 37 (03): : 71 - 72
  • [45] Material issues in electronic interconnects and packaging
    K. N. Subramanian
    A. Lee
    S. Choi
    P. Sonje
    Journal of Electronic Materials, 2001, 30 : 372 - 378
  • [46] Material issues in electronic interconnects and packaging
    Subramanian, KN
    Lee, A
    Choi, S
    Sonje, P
    JOURNAL OF ELECTRONIC MATERIALS, 2001, 30 (04) : 372 - 378
  • [47] Interconnects and packaging of millimeter wave circuits
    Menzel, W
    1997 TOPICAL SYMPOSIUM ON MILLIMETER WAVES - PROCEEDINGS, 1998, : 55 - 58
  • [48] Distortion minimization for packaging level interconnects
    Zhu, Haikun
    Shi, Rui
    Chen, Hongyu
    Cheng, Chung-Kuan
    Deutsch, Alina
    Katopis, George
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2006, : 175 - +
  • [49] Nanopackaging: Nanotechnologies and electronics packaging
    Morris, James E.
    ESTC 2006: 1ST ELECTRONICS SYSTEMINTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2006, : 873 - 880
  • [50] Polymeric electronics packaging - Foreword
    Morris, JE
    Liu, J
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART A, 1998, 21 (02): : 206 - 207