A Digital PLL Scheme for Three-Phase System Using Modified Synchronous Reference Frame

被引：123

作者：

da Silva, Carlos Henrique ^{[1
]}

Pereira, Rondineli Rodrigues ^{[1
]}

Borges da Silva, Luiz Eduardo ^{[1
]}

Lambert-Torres, Germano ^{[1
]}

Bose, Bimal K. ^{[2
]}

Ahn, Se Un ^{[3
]}

机构：

[1] Univ Fed Itajuba, BR-37500903 Itajuba, MG, Brazil

[2] Univ Tennessee, Dept Elect Engn & Comp Sci, Knoxville, TN 37996 USA

[3] CPFL Piratininga Light & Power Co, BR-13088900 Campinas, SP, Brazil

来源：

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS | 2010年 / 57卷 / 11期

关键词：

Active filter; digital signal processor (DSP); phase-locked loop (PLL); synchronous reference frame (SRF); ALGORITHMS;

D O I：

10.1109/TIE.2010.2040554

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a novel phase-locked loop (PLL) control strategy to synthesize unit vector using the modified synchronous reference frame (MSRF) instead of the traditional synchronous reference frame. The unit vector is used for vector rotation or inverse rotation in vector-controlled three-phase grid-connected converting equipment. The developed MSRF-PLL is fast in transient response compared to standard PLL technique. The performance is robust against disturbances on the grid, voltage wave with harmonic distortion, and noise. The proposed algorithm has been analyzed in detail and was fully implemented digitally using digital signal processor TMS320F2812. The experimental evaluation of the MSRF-PLL in a shunt active power filter confirms its fast dynamic response, noise immunity, and applicability.

引用

页码：3814 / 3821

页数：8

共 15 条

[1]

[Anonymous], P 6 INT C IND APPL I

[2]

Arruda LN, 2001, IEEE IND APPLIC SOC, P2655, DOI 10.1109/IAS.2001.955993

[3] Analysis and software implementation of a robust synchronizing PLL circuit based on the pq theory [J].

Barbosa Rolim, Luis Guilherme ;

Da Costa, Diogo Rodrigues, Jr. ;

Aredes, Mauricio .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (06) :1919-1926

[4]

Bose B.K., 2001, Modern power electronics and AC drives

[5]

da Silva Carlos Henrique, 2008, IECON 2008 - 34th Annual Conference of IEEE Industrial Electronics Society, P790, DOI 10.1109/IECON.2008.4758054

[6] DSP implementation of three-phase PLL using modified synchronous reference frame [J].

da Silva, Carlos Henriquie ;

Pereira, Rondinell R. ;

Borges da Silva, Lutz Eduardo ;

Lambert-Torres, Germano ;

Silva, Valberto Ferreira .

IECON 2007: 33RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, VOLS 1-3, CONFERENCE PROCEEDINGS, 2007, :1697-1701

[7] A method for synchronization of power electronic converters in polluted and variable-frequency environments [J].

Karimi-Ghartemani, M ;

Iravani, MR .

IEEE TRANSACTIONS ON POWER SYSTEMS, 2004, 19 (03) :1263-1270

[8]

Karimi-Ghartemani M, 2001, PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, P421, DOI 10.1109/MWSCAS.2001.986202

[9] Operation of a phase locked loop system under distorted utility conditions [J].

Kaura, V ;

Blasko, V .

IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1997, 33 (01) :58-63

[10] Comparison of three single-phase PLL algorithms for UPS applications [J].

Santos Filho, Rubens M. ;

Seixas, Paulo F. ;

Cortizo, Porfirio C. ;

Torres, Leonardo A. B. ;

Souza, Andre F. .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2008, 55 (08) :2923-2932

← 1 2 →